KIT | KIT-Bibliothek | Impressum | Datenschutz

From Equation to VHDL: Using Rewriting Logic for Automated Function Generation

Morra, C.; Sackmann, M.; Shukla, S.; Becker, J.; Hartenstein, R.

This paper presents a novel tool flow combining rewriting logic with hardware synthesis. It enables the automated generation of synthesizable VHDL code from mathematical equations and the quick generation of functionally equivalent alternative implementations. The simple but powerful semantics of rewriting logic provide a natural mechanism for manipulating algebraic expressions, using a high-level of abstraction which is afterwards automatically converted into lower levels of abstraction. The design flow is validated by generating polynomial approximations for arbitrary continuous functions. The polynomial generation process is completely parameterized regarding polynomial degree, number representation parameters, word width and polynomial evaluation approaches. Different functionally equivalent implementations for the resulting polynomial approximations were generated and synthesized for a Virtex4 device

Zugehörige Institution(en) am KIT Institut für Technik der Informationsverarbeitung (ITIV)
Publikationstyp Proceedingsbeitrag
Jahr 2006
Sprache Englisch
Identifikator ISBN: 1-424-40312-X
KITopen-ID: 1000014303
Erschienen in FPL 2006 - International Conference on Field Programmable Logic and Applications, 28 - 30 Aug. 2006, Madrid, Spain
Verlag IEEE Operations Center, Piscataway (NJ)
Seiten 1 - 4
KIT – Die Forschungsuniversität in der Helmholtz-Gemeinschaft KITopen Landing Page