KIT | KIT-Bibliothek | Impressum | Datenschutz

High-Level Synthesis of HW Tasks Targeting Run-Time Reconfigurable FPGAs

Boden, M.; Fiebig, T.; Meissner, T.; Rulke, S.; Becker, J.

This paper presents a novel high-level synthesis (HLS) and optimization approach targeting FPGA architectures that are reconfigurable at run-time. To model a reconfigurable system on a high level of abstraction, we use a hierarchical operation (control and data) flow graph. In order to reduce the overhead for reconfiguring the system, we apply resource sharing to our model to deduce reusable design parts for the implementation. A case study compares our HLS approach with a reference design which was manually coded on register-transfer-level (RTL).

Zugehörige Institution(en) am KIT Institut für Technik der Informationsverarbeitung (ITIV)
Publikationstyp Proceedingsbeitrag
Publikationsjahr 2007
Sprache Englisch
Identifikator ISBN: 1-4244-0910-1
KITopen-ID: 1000014314
Erschienen in IPDPS 2007 - IEEE International Parallel and Distributed Processing Symposium, 26-30 March 2007, Long Beach, CA
Verlag IEEE, Piscataway (NJ)
Seiten 1 - 8
KIT – Die Forschungsuniversität in der Helmholtz-Gemeinschaft
KITopen Landing Page