KIT | KIT-Bibliothek | Impressum | Datenschutz
Open Access Logo
URN: urn:nbn:de:swb:90-295250

Employing a High-Level Language for Porting Numerical Applications to Reconfigurable Hardware

Heuveline, Vincent; Karl, W.; Nowak, F.; Schmidtobreick, M.; Wilhelm, F.

The deployment of FPGAs has become more and more common over the last years. Many applications have since then been accelerated by porting advantageous parts onto FPGA hardware. High-level, C-like programming languages and advanced tools such as Impulse CoDeveloper that produce hardware descriptions can potentially help with this task. We showcase the applicability of this new approach to FPGA acceleration in terms of solving the Poisson equation with the conjugate gradient (CG) method and a red-black symmetric successive over-relaxation (SSOR) preconditioner as a model problem. In this case, the CPU executes the CG method while an FPGA takes over the red-black SSOR preconditioning part. We compare a purely CPU-based algorithm to our FPGA-extended approach in order to evaluate the maturity and applicability of high-level language translators with regard to accelerating numerical applications.

Zugehörige Institution(en) am KIT Institut für Angewandte und Numerische Mathematik (IANM)
Publikationstyp Forschungsbericht
Jahr 2011
Sprache Englisch
Identifikator ISSN: 2191-0693

KITopen-ID: 1000029525
Verlag KIT, Karlsruhe
Serie Preprint Series of the Engineering Mathematics and Computing Lab (EMCL) ; 2011,13
KIT – Die Forschungsuniversität in der Helmholtz-Gemeinschaft KITopen Landing Page