

Elektrotechnisches Institut (ETI) Prof. Dr.-Ing. Michael Braun Prof. Dr.-Ing. Martin Doppelbauer Prof. Dr.-Ing. Marc Hiller Kaiserstr.12. 76131 Karlsruhe



Title:	Efficiency map computation of arbitrary converter topologies in EV powertrains
Authors:	Christian Axtmann, Johannes Kolb, Michael Braun
Institute:	Karlsruhe Institute of Technology (KIT) Elektrotechnisches Institut (ETI) Electrical Drives and Power Electronics
Туре:	Conference Proceedings
Published at:	IEEE 2nd Annual Southern Power Electronics Conference (SPEC) Auckland, New Zealand, 5-9 Dec. 2016 Publisher: IEEE ISBN: 978-1-5090-1546-7 Pages: 1-8
Hyperlinks:	DOI: <u>10.1109/SPEC.2016.7846079</u>

© 2016 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

Efficiency Map Computation of Arbitrary Converter Topologies in EV Powertrains

Christian Axtmann Institute of Electrical Engineering Karlsruhe Institute of Technology Karlsruhe, Germany Email: christian.axtmann@kit.edu Johannes Kolb SHARE at KIT Schaeffler Technologies AG & Co. KG Karlsruhe, Germany Email: johannes.kolb@schaeffler.com Michael Braun Institute of Electrical Engineering Karlsruhe Institute of Technology Karlsruhe, Germany Email: michael.braun@kit.edu

Abstract—Traction converters in automotive applications benefit from various emerging technologies like semiconductormaterials such as SiC or converter topologies like multilevel converters. As especially novel topologies often lack an analytic way to determine their power losses or efficiency, comparability is often hard to achieve until each converter is built up and measured. With the proposed procedure of time-domain simulation, efficiency and loss maps can be calculated, visualizing possible impacts on the cruising range of arbitrary converter topologies. The simulation takes the drive train into account by including the electric machine in form of a standardized parameter set and the battery as fixed voltage source. Even machines with nonlinear magnetics or cross-coupling do not raise a problem, as the parameter set is entirely based on lookup tables. Moreover, simulation results as well as an experimental validation are presented.

I. INTRODUCTION

Electric vehicles gain more and more ground in today's individual and public transportation. One of the main problems that still slow down this development, is the smaller cruising range, compared to similar vehicles with combustion engines. Following the principle that the best energy is energy that is not used, the efficiency of the whole traction chain needs to be optimized. Measures can be taken to quantify and improve the efficiency of the different subsystems, such as machines, inverters or batteries. However, individual efficiency optimization of a single element can lead to deterioration in others. One example is discontinuous modulation, which on the one hand lowers the converter's switching losses but on the other hand increases current harmonics in the driven machine [1], thus increasing iron losses.

In EV propulsion systems, mainly three-phase bridges are used to drive the traction motor. Its converter losses and thus converter efficiency can be quite easily computed, as analytical solutions exist for high pulse rates [2]. If novel topologies shall be evaluated, it is not always possible to straightforwardly compare their efficiency to existing topologies. If known formulas and solutions can not be used or adapted, practices exist that allow fast and easy topology comparison like the Component Load Factor [3], Component Stress Factor [4] or the Switch Utilization Ratio [5]. But they all feature a more superficial result in form of a quality factor. This contribution proposes a time-domain simulation, in which arbitrary topologies can be evaluated in interaction with a given electric machine and DC source. The only information needed about the topology is the schematic and the modulation logic, i.e. how to create the switching signals in dependence of the output-voltage set value. The result is an efficiency map of the particular topology and modulation strategy, dependent on torque and speed of the assumed machine. This map then can be used to identify the total converter losses of a topology e.g. within a complete drive cycle.

In the following section, the loss mechanisms and calculation of power semiconductors will be described, as they are already known from e.g. [2]. After that, the time domain simulation, the associated power loss models and the machine's lookup tables will be described. Subsequently, the simulation results of three different converter topologies (a common three-phase bridge [6], a 3-level I-Type converter [7] and a SiC three-phase bridge [8]) will be shown and compared. To cross-check the simulation results, the last section provides an experimental validation of the simulation tool by comparing simulation results to measured data from a three-phase bridge with connected machine. A conclusion and outlook finish the contribution.

II. LOSSES IN POWER SEMICONDUCTORS

As is known, there are four different kinds of losses in power semiconductors:

- conduction losses,
- switching losses,
- · blocking losses and
- driving losses.

In low voltage and low frequency applications blocking and driving losses usually are small, compared to other losses, so they can can be neglected.

A. Conduction Losses

The conduction losses of a semiconductor are (like the blocking losses) part of the so called static losses. As current flows through the semiconductor, a voltage drop occurs. Generally, the voltage drop is not linear dependent on the current as can be seen exemplary in Fig. 1.



Fig. 1. Exact and approximated forward characteristic of an IGBT and its included free wheeling diode.

The time continuous conduction losses are the product of voltage and current of the considered component:

$$p_{\rm cond}(t) = u_{\rm CE}(t) \cdot i_{\rm C}(t) \tag{1}$$

According to [2], a good approximation to the nonlinear forward characteristic can be done by

$$u_{\rm CE}(i_{\rm C}) = U_{\rm T0} + r_{\rm T} \cdot i_{\rm C} \tag{2}$$

which brings (1) to its known form

$$p_{\rm cond}(t) = U_{\rm T0} \cdot i_{\rm C}(t) + r_{\rm T} \cdot i_{\rm C}^2(t)$$
 (3)

The same approach applies just as to diodes, and with $U_{\rm T0} = 0$ V and $r_{\rm T} = R_{\rm DS,on}$ for MOSFETs instead of IGBTs. If synchronous rectification is used, a superposition of the diode and MOSFET forward characteristics results, often referred to as the 3rd quadrant characteristic. [2] also gives an approach for $i_{\rm C}$ and $i_{\rm C}^2$ for three-phase bridges with a symmetrical load and thus the resulting total conduction losses. Besides the semiconductors forward characteristics, one only needs the modulation index M, the current amplitude \hat{I} and the phase shift φ (all referred to a fundamental period) to compute all conduction losses in a good approximation:

$$P_{\text{cond},3\text{ph}} = 6 \cdot \left(\frac{\hat{I}}{\pi} (U_{\text{T0}} + U_{\text{D0}}) + \frac{M \hat{I}}{4} (U_{\text{T0}} - U_{\text{D0}}) \cos \varphi + \frac{\hat{I}^2}{4} (r_{\text{T}} + r_{\text{D}}) + \frac{2M \hat{I}^2}{3\pi} (r_{\text{T}} - r_{\text{D}}) \cos \varphi \right)$$
(4)

B. Switching Losses

For power modules, usually datasheet curves of the switching energies exist that show measurement results for certain operating points, as it can be seen exemplary in Fig. 2. At switch-over, the given energy is converted to heat inside the semiconductor. As switching operations are discrete events, a resulting power can be obtained by calculating the average over a certain period of time:

$$P_{\rm sw} = \frac{1}{T} \cdot \sum_{\rm T} E_{\rm sw} \tag{5}$$



Fig. 2. Comparison of total switching energies. Top: Si-IGBT Infineon FS400R07A1E3 [6], Bottom: SiC-MOSFET Cree CAS300M12BM2 [8].

A derivation for a three-phase bridge is introduced in [2], in which these switching energies are originally considered as quadratically dependent on the phase current. Mostly, a linear dependency seems sufficient and is thereby used today [9]. Hence, datasheet values can be adapted to the current operating point:

$$P_{\rm sw,3ph} = 6 \cdot \frac{1}{\pi} \cdot f_{\rm P} \cdot (k_{\rm T} + k_{\rm D}) \cdot \hat{I}$$
(6)

with

$$k_{\rm T} = \frac{1}{i_0} \cdot \left(E_{\rm on} |_{i_0, u_d} + E_{\rm off} |_{i_0, u_d} \right) \tag{7}$$

$$k_{\rm D} = \frac{1}{i_0} \cdot \left(\left. E_{\rm rec} \right|_{i_0, u_d} \right) \tag{8}$$

According to [10], MOSFETs raise a problem, as their switching energies, especially for low currents, exceed the linear approach. The quadratic approximation is better suited here, but an offset in switching energy remains for little or no current, caused by the higher output capacity. [10] expands the approximation of switching losses by a current-dependent correction-factor $cf(I_{D,eff})$. When looking at the curves of switching energies of IGBTs (e.g. Fig. 2) and extrapolating them to zero current, one can recognize that these also create switching losses (mainly E_{off}) so that a correction-factor for IGBTs could be conceivable, too.

III. SIMULATION SETUP

The whole simulation setup is depicted in Fig. 3. The simulation is processed within Matlab/Simulink, making use of the PLECS Blockset. This is a special extension to Matlab/Simulink that supports the simulation of power electronic systems, and among others their semiconductor losses. PLECS presents a WYSIWYG-Interface to the user, in which schematics and semiconductor characteristics can be fed in.

The input parameters to the Simulink simulation are the DC link voltage $V_{\rm DC}$, pulse frequency $f_{\rm P}$, torque T and rotational speed n of the machine. A standardized machine parameter set, which can be gained by measurement or finite elements calculation, is fed with the desired torque and rotational



Fig. 3. Signal flow diagram of the simulation tool. The voltages and currents that come from the machine's parameter set first get transformed. The set-point voltage is fed to the modulation-subsystem, the set-point current must be delayed by half a pulse period to remain the correct phase angle. The gate-signals and the delayed currents are then forwardesd to PLECS, which computes conduction and switching losses of the particular inverter topology. Exemplary, a three-phase bridge is depicted as topology to be analyzed.

speed. The machine's parameter-set consists of lookup tables, containing all electrical and mechanical operating data in dependence on the (T, n) operating point, so nonlinearities can be taken into account up to a certain point. The data for these lookup-tables can either be gained by measurement of a real machine, or by finite element calculation. This has the advantage, that – in cooperation with simulations of battery, machine, gearbox etc. – a whole drivetrain of an electric vehicle can be evaluated.

Two of the mentioned lookup tables from the machine's parameter set are needed here, that of the stator voltage space vector $\underline{V}_{\mathrm{dq}}$ and that of the stator current space vector \underline{I}_{dq} , which are both oriented in the d/q reference-frame. In real machines, a position sensor (e.g. resolver) identifies the direction of the d- and q-axes. For the stationary determination of semiconductor-losses, only the angle between voltage and current is relevant, which becomes clear when looking at (4) for three-phase bridges. So stator voltages and currents get transformed to their phase magnitudes \underline{v}_{123} and \underline{i}_{123} by inverse Park- and Clarke-Transformation. Multi-phase machines can be considered, but then these transformations need to be adapted accordingly. As the machine's number of pole-pairs is also known from the parameter set, the rotational speed of the machine n can be converted to the rotational frequency $f_{\rm el}$ of the stator magnitudes. This limits the simulation to synchronous machines at first, but induction machines could be considered, if e.g. the (stationary) slip in each operating point is known.

The modulator's system boundary comprises the inputs of the set-point values v_n , the pulse frequency f_P and the DClink voltage V_{DC} and the output of the gate signals g_n that drive the semiconductors in the PLECS subsystem. The inputs and outputs have vector-format, their widths basically depend on the number of phases, voltage sources and controllable semiconductors. So the modulator subsystem always has to be designed with the particular topology. This usually does not raise a problem, as publications of novel topologies normally include the modulation scheme. The transformed voltages gained from the machine parameter set are fed into this modulation subsystem. To reduce simulation time, it is advantageous to use special MATLAB functions to reduce computation time, as they are introduced in [11].

Instead of a machine model, current sources are implemented to impress the wanted current into one phase leg. So the phase currents i_{123} are fed directly into the underlying PLECS schematic, eliminating the need for a computationally intensive current controller. This is valid, because an ideal controller would keep the actual phase currents nearly identical to those of the machine's parameter set, neglecting current ripple. Besides, the delay time of the modulator must be taken into account, because the mean value of the output-voltage is not valid before half a pulse period. As it is no closed loop control, the impressed currents must be delayed by this half a pulse period to maintain their correct phase angle.

The evaluation of conduction and switching losses is done by PLECS, so adequate data must be gained about the used semiconductor's forward characteristics and switching energies, e.g. from the datasheet or by measurements. These are stored as lookup-tables. By means of these lookup-tables the losses are computed and averaged for every pulse-period. This is performed by quasi-continuous evaluation of (1) and (5) for each semiconductor. The simulation is run for every (T, n)tuple, that is reachable by the machine. The conduction and switching losses are recorded separately. The simulation time is one electrical period, as after that every possible distribution of power losses inside the inverter has occurred at least once. For no rotational speed (n = 0), a maximum simulation time must be set. As the machine's electrical input power is known from its parameter set, the efficiency for every operating point can be identified.

TABLE I MACHINE PARAMETERS USED FOR SIMULATION

Parameter	Nominal value
Voltage	$230\mathrm{V}$
Current	$340\mathrm{A}$
Shaft power	$86\mathrm{kW}$
Speed	$4800\mathrm{min}^{-1}$
Torque	$172\mathrm{Nm}$
Ohmic stator resistance	$55\mathrm{m}\Omega$
Number of pole pairs	3

IV. SIMULATION RESULTS

Currently, interesting questions are the use of multilevel converters or SiC semiconductors in electric vehicles. So three simulation results will be presented and discussed, that show possible chances and problems. In all cases, the forward characteristics of transistors and diodes as well as switching energies were taken directly from the datasheet. As switching losses depend strongly on the mechanical composition of the inverter, all simulations can be seen as best-case scenarios. Furthermore, additional losses arise from parasitic capacities, that are immanent to the cable between converter and machine and the machine itself, which have to be recharged by the converter in every pulse period. It is inherent to the simulation that these parameters are unknown, as the inverters, cables, machines or meachanical setups usually do not really exist.

In the following, a permanent magnet synchronous machine is assumed as traction machine with its key properties listed in table I. All parameters of the machine were merely calculated with a 2D finite elements method. The total battery voltage is fixed to $V_{\rm DC} = 400$ V.

First, as a reference, a single three-phase bridge *FS400R07A1E3* by *Infineon* is simulated. The used schematic is shown in Fig. 4 a). This bridge is automotive qualified and specially designed for electric vehicles. The used modulator subsystem produces a symmetrical PWM scheme without locking- or minimum-on-times at a pulse rate of $f_{\rm P} = 8 \,\text{kHz}$. Fig. 4 shows b)-d) the obtained simulation results. Fig. 4 b) and c) show the conduction respectively the switching losses. Fig. 4 d) shows the resulting efficiency map for this kind of converter. It can be observed, that the efficiency converges to zero for no torque respectively no rotational speed. This is obvious as the output power of the machine and thus the output power of the converter become nearly zero in these cases.

The second examined topology is a 3-level I-type converter (NPC). Suitable modules exist, that allow for an easy and compact construction. One of these modules is the F3L400R07ME4 by Infineon. It is comparable to the three-phase bridge, regarding the peak blocking voltage and peak current, but is not automotive-qualified. Regarding electric drivetrains, a third switchable level is advantageous, as the smaller voltage steps create less harmonics and thus should



Fig. 4. Simulation results of the three-phase bridge *FS400R07A1E3*. a) Simplified schematic of the two-level topology. b) Conduction losses of all semiconductors. c) Switching losses of all semiconductors. d) Resulting efficiency map of the 3-phase bridge.

reduce iron losses in the connected machine. A single phase schematic is shown in Fig. 5. Since a drivetrain is assumed, it is eligible (but not essential) to split the battery in two halves with $\frac{VDC}{2} = 200$ V each, so that a center tap results. This tap provides the third switchable level. A double-carrier-based modulation is used to create the gate signals with a pulse period of $f_{\rm P} = 8$ kHz, also neglecting locking- and minimum-on-times. As before, Fig. 5 b) shows the simulative obtained conduction losses, Fig. 5 c) shows the switching losses. In 5 d) the resulting efficiency map is shown.

In comparison to the three-phase bridge the efficiency map hardly changed, but the composition of the semiconductor losses changed noticeably. In the 3-level converter, the conduction losses approximately doubled. This is obvious, as the total number of semiconductors more than doubled and the load current always flows through two semiconductors instead of one. On the other hand, the switching losses remain nearly constant, as the individual semiconductor only has to block half of the total battery voltage, but there are twice as much semiconductors now.

As a third topology, a three-phase bridge is examined, now equipped with SiC-MOSFETs instead of IGBTs and corresponding SiC-Diodes. The loss data were taken from the *Cree CAS300M12BM2* datasheet. As MOSFETs are capable of reverse conduction (i.e. synchronous rectification), special care must be taken to model the third-quadrant characteristic. All other parameters were adopted from the first three-phase IGBT bridge, i.e. $V_{\rm DC} = 400$ V and $f_{\rm P} = 8$ kHz without locking- or minimum-on-times. Fig. 6 shows the simulation



Fig. 5. Simulation results of the three-level NPC *F3L400R07ME4*. a) Simplified schematic of the three-level topology (only one leg shown). b) Conduction losses of all semiconductors. c) Switching losses of all semiconductors. d) Resulting efficiency map of the 3-level converter.



Fig. 6. Simulation results of the SiC three-phase bridge *CAS300M12BM2*. a) Simplified schematic of the two-level topology, equipped with SiC-MOSFETs and diodes. b) Conduction losses of all semiconductors. c) Switching losses of all semiconductors. d) Resulting efficiency map of the SiC three-phase bridge.

results as before.

The switching losses (Fig. 6 c) are about half the amount of those created by the IGBT-based two-level-converter, which



Fig. 7. Schematic of the experimental setup.

corresponds to Fig. 2. On the contrary, the conduction losses increased by about 20%. To sum it up, the total losses are still reduced, which is reflected in a higher peak efficiency. In contrast, it would not be sensible to equip the three-level NPC with those semiconductors, because the doubled conduction losses could not be counterbalanced by the reduced switching losses.

V. EXPERIMENTAL VALIDATION

To evaluate the conformity of the simulation with real semiconductor losses, a setup according to Fig. 7 was built up and measured. An active frontend is connected to a 400 V/50 Hz grid. Via a DC/DC-Converter, a fixed DC-link voltage of 730 V is provided. All power converters are custom Power Electronics Building Blocks, equipped with *Infineon FS75R12KT4* three-phase bridges.

One of these three-phase bridges is the device under test that will be compared to the simulation results from above. It drives a *Hybrid Synchronous Machine with displaced Reluctance Axis* (HSM-DRA) that was developed in [12]. This machine is electrically excited by an auxiliary power supply that is no further considered. The load machine is an electrically excited synchronous machine (EESM). A *Zimmer LMG670 Precision Power Analyzer* measures both the DC input power $P_{\rm DC}$ such as the AC output power $P_{\rm AC}$ of the device under test. All converter control algorithms are executed by a custom digital signal processing system [13] with a control and pulse rate of 8 kHz.

The measured inverter power losses $P_{DC} - P_{AC}$ in the predefined (T,n)-Points are shown in Fig. 8 a). As the electric output-power of the inverter is measured, the efficiency of the inverter can be computed, which can be seen in Fig. 8 b).



Fig. 8. Results from experimental verification. a) Measured total power losses in device under test (DUT) *FS75R12KT4*. b) Calculated efficiency of the DUT, based on measurement results. c) Simulated power losses. d) Calculated efficiency of the DUT, based on simulation results.



Fig. 9. a) Absolute error between simulated and measured efficency in percentage points. b) Absolute measurement uncertainty of the used power analyzer in percentage points.

The machine's parameter set, gained by measurement, and the semiconductor's loss parameters from the datasheet were fed into the proposed simulation tool and the power losses were simulated. Fig. 8 c) shows the simulated power losses and Fig. 8 d) the resulting efficiency map.

In Fig. 9 a) the absolute difference between the simulated and measured efficiency is shown. The efficiency gained by simulation is always below the the measured efficiency. This accords with the fact, that the simulation can not take additional losses into account (e.g. wires, circuit boards or bus bars). Fig. 9 b) shows the measurement uncertainty of the used power analyzer, which was calculated, using the measurement uncertainties of the individual power measurements. As the uncertainty of the measurement device is bigger than the difference between simulation and measurement, the simulation tool is proven to be adequate to predetermine the efficiency of power converters.

VI. CONCLUSION

A software tool was presented that allows for creation of efficiency maps of arbitrary traction converters in electric vehicles. By evaluating a standardized dataset, machine voltage and currents are fed into a time-domain simulation. So, for every torque/speed operating point of the machine, the converter efficiency can be gained, which in turn can be used e.g. for estimation of the specific consumption of a car in a drive cycle. Because of its WYSIWYG-interface and special approach in simulation, the tool is an ideal solution to compare different converter-topologies in terms of power losses respectively efficiency. Neither is it needed to deeply analyze current flows nor to built up, control and measure each topology explicitly. A comparison of simulation results was made, regarding different topologies as well as semiconductor materials. In an experimental validation, the simulation results were cross-checked to real measurements.

REFERENCES

- T. Gemaßmer and M. Braun, Analysis of Current Harmonics in Inverterdriven Interior Permanent Magnet Synchronous Machines, 2013 15th European Conference on Power Electronics and Applications (EPE), 2013
- [2] J. W. Kolar, H. Ertl, F. C. Zach, Calculation of the Passive and Active Component Stress of Three Phase PWM Converter Systems with High Pulse Rate, 1989 3rd European Conference on Power Electronics and Applications (EPE), vol. 3, pp. 13031311, 1989
- [3] B. Carsten, Converter Component Load Factors; A Performance Limitation of Various Topologies, PCI Munich, 1988
- [4] E. Wittenbreder, *Topology Selection by the Numbers Part One*, Power Electronics Technology, pp. 32-36, 2006
- [5] B. Welchko, J. Nagashima, The Influence of Topology Selection on the Design of EV/HEV Propulsion Systems, IEEE Power Electronics Letters, vol. 99, pp. 36-40, 2003
- [6] Infineon Technologies AG, HybridPACK 1 module with Trench/Fieldstop IGBT3 and Emitter Controlled 3 diode and NTC FS400R07A1E3 Technical Information, Nov. 2013.
- [7] Infineon Technologies AG, EconoDUAL 3 module with trench/fieldstop IGBT4 and Emitter Controlled Diode and NTC F3L400R07ME4 Technical Information, Nov. 2013.
- [8] Cree Inc., 1.2 kV, 5.0 mΩ All-Silicon Carbide Half-Bridge Module, CAS300M12BM2 datasheet, 2014.
- [9] A. Wintrich, U. Nicolai, W. Tursky, *Applikationsbuch Leistungshalbleiter*, ISLE, Illmenau, 2015.
- [10] T. Bertelshofer, R. Horff, A. März, Mark-M. Bakran, A performance comparison of a 650 V Si IGBT and SiC MOSFET inverter under automotive conditions, PCIM Europe 2016, 2016
- [11] M. Schnarrenberger, M. Braun Pulsweitenmodulator Ein Design für Solver mit variabler Schrittweite, Poster presentation on MATLAB Expo, July 2014
- [12] P. Winzer, M. Doppelbauer, A Hybrid Permanent Magnet and Wound Field Synchronous Machine with Displaced Reluctance Axis Capable of Symmetric Four Quadrant Operation, 2016 18th European Conference on Power Electronics and Applications (EPE), 2016
- [13] C. Axtmann, M. Boxriker, M. Braun, A Custom, High-Performance Real Time Measurement and Control System for Arbitrary Power Electronic Systems in Academic Research and Education, 2016 18th European
- Conference on Power Electronics and Applications (EPE), 2016