KIT | KIT-Bibliothek | Impressum | Datenschutz

HLS-based Performance and Resource Optimization of Cryptographic Modules

Silitonga, A. 1; Schade, F. 1; Jiang, G. 2; Becker, J. 1
1 Institut für Technik der Informationsverarbeitung (ITIV), Karlsruher Institut für Technologie (KIT)
2 Fakultät für Informatik (INFORMATIK), Karlsruher Institut für Technologie (KIT)

Abstract (englisch):

High-level Synthesis (HLS) significantly enhances the development of multi-processor systems-on-chip by simplifying FPGA module development. In this work, we use HLS to develop multiple approaches of microarchitectures for Advanced Encryption Standard (AES) cryptographic (crypto) FPGA modules and compare them. Our approaches mostly focus on the application of parallelism when using HLS for automatic Register-Transfer Level (RTL) design generation. We compare the result of our approaches with a traditionally developed RTL implementation concerning maximum throughput and resource utilization. We also do a comparison to published state-of-the-art RTL-code-based development, and other HLS-based crypto module development approaches. By using HLS, we can reduce development time compared to the traditional RTL-code-based development. Furthermore, we improve the theoretical performance of our crypto module to achieve a maximum clock frequency of up to 343 MHz and a data rate of 43.90 Gbps (128-bit processing per clock cycle). Alternatively, the resource utilization of FPGA can be optimized to be lower than for the traditionally-developed implementation. ... mehr

DOI: 10.1109/BDCloud.2018.00147
Zitationen: 9
Zitationen: 8
Zugehörige Institution(en) am KIT Institut für Technik der Informationsverarbeitung (ITIV)
Publikationstyp Proceedingsbeitrag
Publikationsjahr 2018
Sprache Englisch
Identifikator ISBN: 978-1-7281-1141-4
KITopen-ID: 1000089410
Erschienen in Proceedings of the 16th IEEE International Symposium on Parallel and Distributed Processing with Applications (ISPA2018), Melbourne, Australia, 11th-13th December 2018
Veranstaltung 16th IEEE International Symposium on Parallel and Distributed Processing with Applications (ISPA 2018), Melbourne, Australien, 11.12.2018 – 13.12.2018
Verlag Institute of Electrical and Electronics Engineers (IEEE)
Seiten 1009-1016
Projektinformation SiLiSys (BMWK, ZF4011807BZ6)
Schlagwörter high-level synthesis; field programmable gate arrays; advanced encryption standard; cryptography; parallelism;
Nachgewiesen in Dimensions
KIT – Die Forschungsuniversität in der Helmholtz-Gemeinschaft
KITopen Landing Page