

# Cascaded H-Bridge based Parallel Hybrid Converter – A new Voltage Source for Power-Hardware-in-the-Loop Emulation Systems

Lukas Stefanski, Rüdiger Schwendemann, Daniel Bernet, Martin Widenmeyer, Andreas Liske and Marc Hiller

Karlsruhe Institute of Technology  
Institute of Electrical Engineering (ETI)  
Kaiserstr. 12, 76131 Karlsruhe, Germany  
lukas.stefanski@kit.edu

**Abstract**—This paper presents a new 50 kVA Parallel Hybrid Converter (PHC) for Power-Hardware-in-the-Loop (PHIL) emulation systems. The converter combines the high output voltage quality of a low power 17-level Cascaded H-Bridge (CHB) converter in star configuration with the high efficiency and high power density of a 2-level converter. The requirements a converter topology must fulfill in order to be used for PHIL emulation systems are derived and it is shown, that the PHC topology characteristics ideally meet these requirements.

**Index Terms**—Parallel Hybrid Converter (PHC), energy and balancing control, predictive current control, Power-Hardware-in-the-Loop, Cascaded H-Bridge Converter (CHB), Modular Multilevel Converter (MMC)

## I. INTRODUCTION

In recent years, it has become a common trend to replace expensive and space-consuming rotating machine test benches (Fig. 1) with modern Power-Hardware-in-the-Loop (PHIL) emulation test benches (Fig. 2) for testing of drive inverters. A PHIL emulator allows to analyze a Device under Test (DUT), typically a drive inverter, in an early development phase of electrical drive trains even without an real machine [1,2]. For this purpose, the DUT is connected to the PHIL emulation converter via a linear inductive coupling network ( $L_{CN}$ ,  $R_{CN}$ ). The PHIL test bench emulates the electrical terminal behavior of an electrical machine. Therefore, the output voltages of the PHIL converter  $u_{PHIL,x}$  ( $x \in \{1, 2, 3\}$ ) are controlled by a Real-Time Simulation System (RTSS) in such a way that the currents  $i_{S,x}$  and the current slopes  $\frac{di_{S,x}}{dt}$

through the inductors  $L_{CN}$  correspond exactly to the currents and current slopes of the real machine [3].

In Section II of this paper, the operation principle of a PHIL emulation test bench is described. Therein a machine model of a non-linear permanent magnet synchronous machine (PMSM) as well as a model of the PHIL test bench are derived. By means of these models, a computation instruction for the reference values of the PHIL emulation converter output voltages  $u_{PHIL,x}^*$  is determined. Based on these models and their corresponding equations, the requirements, which a PHIL emulation converter topology and the RTSS have to fulfill, are derived in Section III. In Section IV, the operation principle of the proposed novel Parallel Hybrid Converter (PHC) is shown and it is demonstrated, that the characteristics of this converter topology ideally meet the requirements. The PHC topology firstly introduced in [4] is shown in Fig. 6. Finally, in Section V a 50 kVA laboratory prototype of the PHIL test bench is presented. The setup includes a new developed RTSS, which is also used as the Central Control Unit (CCU) of the PHC as well as the power electronic hardware of the PHC.

## II. PHIL TEST BENCH - PRINCIPLE OF OPERATION

As shown in Fig. 2, a typical PHIL emulation test bench consists of a RTSS, an emulation converter and an inductive coupling network ( $L_{CN}$ ,  $R_{CN}$ ). The DUT inverter is coupled to the emulation converter through this network. To respond




Fig. 1: Rotating machine test bench




Fig. 2: Power Hardware-in-the-Loop Emulation test bench

rapidly to changes of the DUT's output voltages  $u_{S,x}$  and to achieve a precise emulation of a nonlinear electrical machine, the RTSS measures these voltages and the currents  $i_{S,x}$  with a high sample frequency ( $f_{\text{sample}} > 1 \text{ MHz}$ ). These values are feed forward to the machine model, which takes the non-linearity of the emulated machine into account and computes the new values of the machine currents  $i_{S,x}^*$ . The change of the rotor position angle, the angle  $\gamma^*$  and the angular frequency  $\omega^* = \frac{d\gamma^*}{dt}$  are computed with the machine model. This computation is based either on a fixed rotor speed, set by the operator, or an superordinate mechanical model, which is not in the scope of this paper. The new values are fed to the PHIL model, which then determines the reference values for the PHIL converter output voltages  $u_{\text{PHIL},x}^*$ .

### A. PMSM model

In the following, the model of a highly utilized, anisotropic PMSM is derived. The model describes the nonlinear reaction of the machine based on the DUT output voltages  $u_{S,x}$ . The harmonics in the flux linkage are neglected, yielding to a fundamental model. In addition, dielectric displacement currents, iron losses and temperature-dependent effects are also neglected. However, the modeling considers nonlinearities caused by saturation and cross-coupling effects.

Based on the three phase equivalent circuit diagram (ECD) of the emulated PMSM in Fig. 3 a), the voltage equation of a single PMSM phase is derived in (1).  $R_{S,x}$  denotes the stator resistance,  $i_{S,x}$  the stator currents,  $\frac{d\Psi_{S,x}}{dt}$  the induced voltages,  $\Psi_{S,x}$  the stator flux linkages and  $u_{S,x}$  are the output voltages of the DUT inverter.

$$u_{S,x} = R_{S,x} \cdot i_{S,x} + \frac{d\Psi_{S,x}}{dt} \quad (1)$$

The stator voltage equation (1) is transformed into the rotor fixed dq-system (2) and (3) by means of the amplitude-invariant Park Transformation.

$$u_d = R_S \cdot i_d + \frac{d\Psi_d}{dt} - \omega \cdot \Psi_q \quad (2)$$

$$u_q = R_S \cdot i_q + \frac{d\Psi_q}{dt} + \omega \cdot \Psi_d \quad (3)$$

Due to the high sample rate required for the model computation, the machine model has to be implemented on the field-programmable gate array (FPGA) of the RTSS. Therefore, the implementation must be causal with time-discrete and value-discrete variables. For the flux based implementation, the flux linkages determine the currents  $i_d = i_d(\Psi_d, \Psi_q)$  and  $i_q = i_q(\Psi_d, \Psi_q)$ . For the current based implementation, the currents determine the flux linkages  $\Psi_d = \Psi_d(i_d, i_q)$  and  $\Psi_q = \Psi_q(i_d, i_q)$ . Since the emulated PMSM shows non-linear dependencies between the machine currents  $i_d$  and  $i_q$  and the flux linkages  $\Psi_d$  and  $\Psi_q$  due to saturation effects, it is not possible to describe these dependencies with simple analytical equations. Therefore, the correlations between the currents and the flux linkages have to be obtained either by measurements of a real machine on a test bench or by the use of finite element method (FEM) and then stored in look-up tables (LUT).




Fig. 3: Equivalent circuit diagram of the PMSM and the PHIL-emulation test bench

In this paper, the flux-based machine model is used as in [1], since this kind of model requires only LUTs for  $i_d(\Psi_d, \Psi_q)$  and  $i_q(\Psi_d, \Psi_q)$ . The LUTs are depicted in Fig. 4 and were obtained in [5] by inverting the measured flux linkage functions  $\Psi_d(i_d, i_q)$  and  $\Psi_q(i_d, i_q)$ . The current-based machine model, which was used in [3,6,7], requires six LUTs and thus more memory in the RTSS. Additional to the flux linkages  $\Psi_d(i_d, i_q)$  and  $\Psi_q(i_d, i_q)$ , four LUTs are needed for the current-based machine model to avoid multiple successive division operations in the FPGA.

To determine the flux linkages of the machine, the voltage equations (2) and (3) are rearranged to the derivatives of the flux linkages and integrated, leading to (4) and (5).

$$\Psi_d = \int u_d - R_S \cdot i_d + \omega \cdot \Psi_q dt \quad (4)$$

$$\Psi_q = \int u_q - R_S \cdot i_q - \omega \cdot \Psi_d dt \quad (5)$$

For the implementation on an FPGA, (4) and (5) are discretized using the forward Euler method with the sampling time  $t_S = \frac{1}{f_{\text{sample}}}$ . This leads to (6) and (7) for the flux linkages at the next sampling time step  $k+1$ .

$$\Psi_{d,k+1} = \Psi_{d,k} + t_S(u_{d,k} - R_S \cdot i_{d,k} + \omega_k \cdot \Psi_{q,k}) \quad (6)$$

$$\Psi_{q,k+1} = \Psi_{q,k} + t_S(u_{q,k} - R_S \cdot i_{q,k} - \omega_k \cdot \Psi_{d,k}) \quad (7)$$

The voltages  $u_{d,k}$  and  $u_{q,k}$  are the measured and dq-transformed output voltages of the DUT. The currents  $i_{d,k} = f(\Psi_{d,k}, \Psi_{q,k})$  and  $i_{q,k} = f(\Psi_{d,k}, \Psi_{q,k})$  are read out of the LUTs using the previous flux linkages  $\Psi_{d,k}$  and  $\Psi_{q,k}$ . The results of (6) and (7) are used to read the new machine currents  $i_{d,k+1}$  and  $i_{q,k+1}$  from the LUTs. These values are used for the computation of the new reference values of the PHIL converter output voltages  $u_{\text{PHIL},x,k+1}^*$ .

### B. PHIL model

In order to compute the PHIL converter reference output voltages, a model of the PHIL test bench is needed. This model describes the relation between the calculated PMSM model currents  $i_{S,x}^*$ , the measured DUT output voltages  $u_{S,x}$  and the reference values of the PHIL converter output voltages




Fig. 4: Stator currents depending on the stator flux linkages  $\Psi_d$  and  $\Psi_q$

$u_{\text{PHIL},x}^*$ . Fig. 3 b) depicts the ECD of a PHIL emulation test bench with the line resistance  $R_{\text{CN},x}$  and coupling inductance  $L_{\text{CN},x}$  of the coupling network, the output voltages of the PHIL converter  $u_{\text{PHIL},x}$ , the DUT output voltages  $u_{\text{S},x}$  and output currents  $i_{\text{S},x}$ . Similar to the derivation of the PMSM model equations, the voltage equation of the ECD, which is given for a single phase in (8), is transformed into the dq-system.

$$u_{\text{S},x} = R_{\text{CN},x} \cdot i_{\text{S},x} + L_{\text{CN},x} \frac{di_{\text{S},x}}{dt} + u_{\text{PHIL},x}^* \quad (8)$$

Then the results are rearranged to the PHIL emulation converter reference voltages  $u_{\text{PHIL},d}^*$  and  $u_{\text{PHIL},q}^*$ ,

$$u_{\text{PHIL},d}^* = u_{\text{S},d} - R_{\text{CN}} \cdot i_d - L_{\text{CN}} \left( \frac{di_d}{dt} - \omega \cdot i_q \right) \quad (9)$$

$$u_{\text{PHIL},q}^* = u_{\text{S},q} - R_{\text{CN}} \cdot i_q - L_{\text{CN}} \left( \frac{di_q}{dt} + \omega \cdot i_d \right) \quad (10)$$

Discretization of (9) and (10) using the forward Euler method with the sampling time  $t_s = \frac{1}{f_{\text{sample}}}$  leads to (11) and (12).

$$u_{\text{PHIL},d,k+1}^* = u_{\text{S},d,k} - R_{\text{CN}} \cdot i_{d,k+1} - L_{\text{CN}} \left( \frac{i_{d,k+1} - i_{d,k}}{t_s} - \omega_k \cdot i_{q,k+1} \right) \quad (11)$$

$$u_{\text{PHIL},q,k+1}^* = u_{\text{S},q,k} - R_{\text{CN}} \cdot i_{q,k+1} - L_{\text{CN}} \left( \frac{i_{q,k+1} - i_{q,k}}{t_s} + \omega_k \cdot i_{d,k+1} \right) \quad (12)$$

The PHIL emulation converter reference output voltages  $u_{\text{PHIL},d,k+1}^*$  and  $u_{\text{PHIL},q,k+1}^*$  are transformed back into the three phase 123-system using the inverse Park Transformation and the new rotor position angle  $\gamma_{k+1}^*$  computed with (13).

$$\gamma_{k+1}^* = \gamma_k + \omega_k \cdot t_s \quad (13)$$

Finally, the new reference output voltage values  $u_{\text{PHIL},x,k+1}^*$  are fed forward to the PHIL emulation converter.

### III. PHIL CONVERTER REQUIREMENTS

In order to show the requirements on the PHIL emulation converter's capability to provide given voltage and current reference values ( $u_{\text{PHIL},x}^*$ ,  $i_{\text{S},x}^*$ ) at its output, *Matlab/Simulink* was used to simulate the complete system of a PHIL test bench connected to a 2-level DUT inverter. The PMSM

control algorithm used in the simulation to control the 2-level DUT inverter is a predictive current controller for saturated cross-coupled PMSMs with a control frequency of 8 kHz and is presented in detail in [5]. The parameters of the DUT inverter, the parameters of the emulated PMSM as well as parameters of the simulated PHIL test bench are given in Table I. The DUT and machine parameters are the same as in [1,3,5–7].


For the simulation, the PMSM rotor speed was set to 4000 rpm or 200 Hz stator current frequency, respectively. The torque reference value of the DUT controller was set to 48.6 Nm leading to a stator phase current amplitude of  $\hat{i}_{\text{S}} \approx 100$  A. The simulation results, depicted in Fig. 5, show the DUT reference values  $u_{\text{S},1}^*$ , the DUT output voltage  $u_{\text{S},1}$ , the model based computed resulting machine current  $i_{\text{S},1}^*$  and the reference value for the PHIL emulation converter  $u_{\text{PHIL},1}^*$ . Fig. 5a) and Fig. 5b) show the time domain and the frequency domain of the simulation results for one electrical period. The output voltage required by the controller from the DUT inverter  $u_{\text{S},1}^*$  corresponds to the fundamental of the stator frequency. The high frequency components in the reference value are caused by the controller frequency of 8 kHz and the resulting 125  $\mu\text{s}$  wide steps in the reference value  $u_{\text{S},1}^*$ .

As expected the output voltage  $u_{\text{S},1}$  of the 2-level DUT shows apart from the low-frequency large fundamental amplitude at 200 Hz also high-frequency components with significant amplitude values ( $> 10$  V up to 50 kHz and  $> 1$  V up to 500 kHz).


The resulting machine current  $i_{\text{S},1}^*$  is shown in the middle of Fig 5. It is computed by the PMSM model equations (6) and (7) from the stored inverse flux linkages  $i_{\text{dq}}(\Psi_d, \Psi_q)$  (Fig. 4) and the DUT output voltage  $u_{\text{S},x}$  measured with a sample rate of 2.5 MHz. Typically, for a PMSM the emulated machine current  $i_{\text{S},x}^*$  can be separated into a low frequency and a high frequency part as depicted in (14). The low frequency part  $i_{\text{S},\text{LF},x}$  includes the high amplitude fundamental current at 200 Hz and the relevant harmonics up to the  $\nu_{\text{LF}}$ 'th harmonic of the machine ( $f_{\text{LF}} < 1$  kHz to 2 kHz), where  $\nu$  denotes the harmonic number. The high frequency part  $i_{\text{S},\text{ripple},x}$  includes all high frequency components above  $f_{\text{LF}}$ , which are primarily the frequency components of the machine current ripple in the range of the DUT switching frequency (8 kHz) and its harmonics (16 kHz, 24 kHz, ...). The high frequency components caused by the current ripple are considerably smaller compared to the fundamental component.

$$i_{\text{S},x}^* = i_{\text{S},\text{LF},x} + i_{\text{S},\text{ripple},x} \quad \text{with} \quad i_{\text{S},\text{LF},x} = \sum_{\nu=1}^{\nu_{\text{LF}}} \nu i_{\text{S},x} \quad (14)$$

The computed reference value for the current is fed to the PHIL model, which computes the reference value for the output voltage of the PHIL emulation converter. In the simulation the PHIL converter output voltage is updated with a frequency of 500 kHz. Thus, the reference voltage computed by the PHIL model is averaged over five sampling periods by a moving



(a) Time domain of the simulated results



(b) Frequency domain of the simulation results

Fig. 5: Simulation results for phase 1 of the DUT output voltage  $u_{S,1}$ , its reference value  $u_{S,1}^*$ , the machine current  $i_{S,1}^*$  computed by the PMSM model and the PHIL converters output voltage reference value  $u_{PHIL,1}^*$  computed by the PHIL model

average filter and transferred as  $u_{PHIL,x}^*$  to the emulation converter.

At the bottom of Fig. 5a), the reference output voltage  $u_{PHIL,1}^*$  of the first phase of the PHIL emulation converter is depicted. As can be seen in the time domain as well as in the frequency domain and as it was derived in Section II,  $u_{PHIL,x}^*$  is a discontinuous function with high amplitude and high frequency components, resulting from the switching output voltages  $u_{S,x}$  of the DUT inverter and the nonlinear correlations between machine flux linkages and machine currents  $i_{dq}(\Psi_d, \Psi_q)$ . The requirements for a PHIL converter to precisely emulate the nonlinear reaction of an electrical machine to the switching output voltage of the DUT inverter can be summarized as follows:

- 1) The entire PHIL test bench must have a very low overall dead time to respond almost immediately to the switching output voltage of the DUT inverter, in order to minimize deviations of the current slope  $\frac{di_{S,x}}{dt}$  from the reference value  $\frac{di_{S,x}^*}{dt}$ .
- 2) The PHIL emulation converter must be able to control its output voltage highly dynamic but also highly precise to realize the required voltage-time area [8,9].
- 3) The requirements for the emulation converter's output current dynamics are much lower than the required output voltage dynamics.

In recent publications, either parallel topologies like the Modular Multiphase Multilevel Converter (MMPMC) [8–11], serial topologies like the Modular Multilevel Converter (MMC) [1,12] or hybrid serial topologies like the Series-Hybrid Cascaded H-Bridge (SH-CHB) Converter [13] are proposed as PHIL converter. Since a PHIL converter for automotive applications must have a high power rating of up to several 100 kW [11], the complexity, volume and weight should be reduced in order to reduce costs. Therefore, this contribution proposes the novel Cascaded H-Bridge (CHB) based Parallel Hybrid Converter for PHIL applications. The PHC was first introduced in [4] and further investigated for the application as grid-connected medium voltage converter in [14,15].

#### IV. OPERATION PRINCIPLE OF THE PARALLEL HYBRID CONVERTER (PHC)

The PHC topology shown in Fig. 6 combines the high output voltage quality and dynamics of a Cascaded H-Bridge Converter in star configuration with the high efficiency and high power density of a 2-level converter as Main Power Source (MPS). The MPS is coupled in parallel to the CHB via a coupling network with the line resistance  $R_m$  and the coupling inductance  $L_m$  and acts as a current source. The general operating principle of the PHC is based on the



TABLE I: Simulation Parameters

| DUT Parameter                          | Value                 |
|--|-----------------------|
| DUT DC link voltage                    | 300 V                 |
| DUT switching frequency                | 8 kHz                 |
| PMSM Model Parameter                   | Value                 |
| Voltage nom.                           | 214 V                 |
| Current nom. / max.                    | 169 A / 300 A         |
| Shaft power nom. / max.                | 57 kW / 97 kW         |
| Speed nom. / max.                      | 4200 rpm / 11 000 rpm |
| El. frequency nom. / max.              | 210 Hz / 550 Hz       |
| Torque nom. / max.                     | 130 Nm / 220 Nm       |
| Number of pole pairs                   | 3                     |
| Ohmic stator resistance typ.           | 10.5 mΩ               |
| PHIL Model Parameter                   | Value                 |
| Model sample and computation frequency | 2.5 MHz               |
| PHIL output voltage update frequency   | 500 kHz               |
| Coupling network resistance            | 8.75 mΩ               |
| Coupling network inductance            | 500 μH                |
| PHC Parameter                          | Value                 |
| CHB carrier frequency                  | 500 kHz               |
| CHB current boundary                   | 20 A                  |
| CHB number of cells                    | 8                     |
| CHB cell DC link voltage               | 60 V                  |
| MPS DC link voltage                    | 700 V                 |
| MPS coupling network resistance        | 7 mΩ                  |
| MPS coupling network inductance        | 160 μH                |

following concept: A high dynamic low-power 17-level CHB converter with a high switching frequency, defines the output voltage  $u_{o,x}$  and thus controls the output current  $i_{o,x}$ . The MPS thereby delivers the bulk of the output current  $i_{m,x} \approx i_{o,x}$  and is implemented as a high-power 2-level converter with a low switching frequency. As a result, the CHB only has to compensate for the differences between the output currents  $i_{o,x}$  and the MPS currents  $i_{m,x}$  and therefore only has to deliver distortion reactive power. This reactive power is significantly lower compared to the output power of the PHC, which is completely supplied by the MPS. Thus, the eight CHB cells of each CHB phase do not require an additional power supply. The developed control concept derived in [4] contains an energy controller, which balances the voltages  $u_{c,Cx1-8}$  of the CHB cell capacitors as well as a limit controller to keep the




Fig. 6: Equivalent circuit of the novel Parallel Hybrid Converter (PHC)

CHB current inside a given boundary circle in the  $\alpha\beta$ -plane. The energy controller utilizes a PI-controller based decoupled control scheme to balance the mean energy of the CHB and the difference energies between the CHB phases separately. A modified Predictive Current Controller (PCC) based on [16] is used as limit controller. The PCC determines the switching states of the MPS and thus limits load independent the root mean square (RMS) value of the CHB current  $i_{c,RMS}$  to  $\approx 12\%$  of the nominal MPS current RMS value  $i_{m,RMS,max}$ .

#### A. The PHC as a PHIL converter

The bandwidth of the PHC output voltage for small and large amplitudes is only limited by the carrier frequency of the low power CHB, which is set to a frequency of  $f_{c,SW} = 500$  kHz. This also applies to the bandwidth of the PHC output current for small amplitude values, which are in the range of the current rating of the CHB. The bandwidth for large output current amplitudes, however, is significantly lower than the PHC output voltage bandwidth and is determined by the




Fig. 7: Simulation results for phase 1 of the PHC used as PHIL emulation converter




Fig. 8: Operating point depending MPS switching frequency, the red markers represent simulated operating points

high-power 2-level MPS and the coupling inductors  $L_{m,x}$ . Hence, the PHC offers promising characteristics for the use as a PHIL converter, since, as shown in section III, a PHIL converter requires a very high output voltage bandwidth and thus a very high carrier frequency compared to the DUT ( $f_{SW,DUT} \ll f_{SW,PHIL} \approx 100 \text{ kHz} - 800 \text{ kHz}$  [1,11]). However, as shown in Fig. 5 and in (14), the required bandwidth of high amplitude output currents is significantly lower than the required output voltage bandwidth.

For the simulation described in Section III, the PHC was already used as PHIL converter with the simulation parameters given in Table I. The resulting output voltages of the CHB  $u_{c,1}$  and the MPS  $u_{m,1}$  as well as the resulting output currents of the CHB  $i_{c,1}$ , the MPS  $i_{m,1}$  and the PHC  $i_{o,1}$  are shown in Fig. 7. The PHIL converter reference voltage  $u_{PHIL,1}^*$  is provided by the CHB as  $u_{c,1}$  and the resulting PHC output current  $i_{o,1}$  corresponds to the emulated PMSM stator current  $i_{S,1}$ . As can be seen, the CHB output current  $i_{c,1}$  is kept within its predefined boundaries very effectively by the limit controller regardless of the CHB output voltage  $u_{c,1}$  or the PHC output current  $i_{o,1}$ . The ratio between the average RMS value of the three CHB currents and the PHC output currents is  $\frac{\bar{i}_{c,RMS}}{i_{o,RMS}} = \frac{9.9 \text{ A}}{70.4 \text{ A}} \approx 0.14$ .

The fundamental current of the emulated machine and thus the output current of the PHC is completely provided by the MPS. Thereby, the average switching frequency of the MPS for this simulated operating point of the emulated PMSM is only  $\bar{f}_{m,SW} \approx 10.34 \text{ kHz}$ . The MPS switching frequency  $\bar{f}_{m,SW}$  is almost independent of the carrier frequency  $f_{c,SW}$  of the CHB, but varies operating point depending between 5.4 kHz and 14.5 kHz as shown in Fig. 8. This is less than twice the switching frequency of the DUT and significantly less than the switching frequency of previously published PHIL converter topologies. Thus, a high performance 2-level converter with 1200 V Insulated-Gate Bipolar Transistors (IGBT) can be used for the MPS and low power 100 V silicon Metal Oxide Semiconductor Field Effect Transistors (MOSFET) can be used for the CHB. This could significantly reduce system cost, volume and weight compared to conventional PHIL systems, as these use full-power multi-level converters with high switching frequency.

## V. PHIL CONVERTER CONCEPT, SIGNAL PROCESSING SYSTEM AND POWER ELECTRONICS HARDWARE

In this section, the concept of the constructed 50 kVA laboratory prototype of the PHIL test bench is introduced. The new developed Real-Time Simulation System and its use as Central Control Unit of the PHIL is presented. And finally, the new developed power electronics hardware of the PHC is explained as well as first measurement results at an ohmic inductive load are shown.

### A. PHIL Converter Concept

Fig. 9 shows a schematic diagram of the PHIL converter system. The system consists of the Cascaded H-bridge based




Fig. 9: Schematic diagram of the 50 kVA laboratory prototype

Parallel Hybrid Converter and an Active-Front-End (AFE) for bidirectional connection to the electrical power grid. A Dual-Active-Bridge (DAB) with a resonant LLC transformer provides galvanic isolation between the AFE and the PHC. The galvanic isolation is necessary since the windings of an electrical machine are also galvanically isolated and, furthermore, to avoid undesired common mode currents between PHIL test bench and DUT. All three power electronic parts of the PHIL converter system are controlled by a single CCU. Both, the closed loop control algorithms of the AFE and the PHC as well as the open loop control algorithm of the DAB are implemented in the FPGA of the CCU. For the implementation of the closed-loop control algorithms, the *HDL coder* of *Matlab/Simulink* was used.

### B. Signal Processing System

The *ETI-SoC-System* was developed to be the Central Control Unit for complex converter systems. It is based on the System on Chip (SoC) *ZYNQ7030* from *XILINX* [17]. A sub-rack with two *ETI-SoC-Systems* is depicted in Fig. 10. As shown in Fig. 11, the *ETI-SoC-System* is used as the CCU of the PHIL converter system and as the RTSS for the PMSM and PHIL model computation. The system is highly adaptable due to its eight expansion card slots. To increase the number of expansion cards or to increase the computation power, multiple *ETI-SoC-Systems* can be coupled together via four high-speed  $6.25 \text{ Gbit s}^{-1}$  GTX transceivers. The analog signals of the




Fig. 10: Sub-rack with power supply PCB on the left side and two *ETI-SoC-Systems* with different expansion cards





Fig. 11: Detailed control structure of the PHIL laboratory prototype using one ETI-SOC-SYSTEM as CCU and one as PHIL RTSS

various current and voltage sensors are digitized by a 12-channel ADC expansion card with low dead time ( $\approx 400$  ns), as it is required for high performance PHIL applications.

### C. PHC Power Electronics

Fig. 12b) depicts one phase of the CHB. It consists of four developed Double H-Bridge PCBs in single-height *EUROCARD* format ( $100 \text{ mm} \times 160 \text{ mm}$ ) connected in series via a backplane PCB, leading to a  $2 \cdot n_{\text{Cell}} + 1 = 17$ -level CHB output voltage. Since the aimed application of the PHC prototype is PHIL, a very low dead time ( $< 1 \mu\text{s} - 10 \mu\text{s}$ ) of the overall system is crucial [1,8]. Therefore the CHB cell's gate drivers and ADCs are directly controlled by the CCU. The Local Control Units (LCU) on CHB cells typically used for CHB or MMC topologies are omitted. *RS-485* and twisted *Cat6* cables are used for the signal transmission to the CHB cells. Two of the single PCB 2-level converters in double-height *EUROCARD* format ( $233 \text{ mm} \times 280 \text{ mm}$ ) depicted in Fig. 12a) are used in parallel with their own coupling inductors as MPS. The converter can be equipped with either the *Wolfspeed* Silicon Carbide (SiC) MOSFET module *CCS050M12CM2* or the *Infineon* Si-IGBT module *FS75R12KT4* and has a rated output power of 25 kVA. The dead time of the MPS is less crucial and its *Intel MAX10* FPGA based LCU receives the reference switching states from the *ETI-SoC-System* by a universal asynchronous receiver-transmitter (UART) based serial communication via fiber optic cables (FOC). The LCU of the MPS monitors the three output currents, the DC link voltage and the power module temperature on board and transmits these values back to the CCU via FOCs.

The grid connection is also implemented with two of the 25 kVA single-PCB converters in parallel, each with its own three-phase line inductor. Two 25 kVA medium frequency transformers from *Inductron* are used for the galvanic isolation. Each of these transformers is connected to one DAB. The DABs themselves consist of two 25 kVA single-PCB



(a) Single-board converter equipable (b) Four Double H-Bridge PCBs with one IGBT- or SiC-B6-bridge PCBs with backplane PCB

Fig. 12: Power electronics components of the 50 kVA PHIL emulation converter laboratory prototype

converters, each operating as H-Bridge, one for the primary side and one for the secondary side.

### D. Measurement results

First measurements with an ohmic-inductive load verified that the PHC behaves as in the simulation and that the implementation of the PHCs energy and current controller on the FPGA of the CCU works correctly. The CHB was completely equipped, but for the MPS only one single PCB converter was used. The DC link of the MPS was supplied with 700 V by a bidirectional 15 kW power supply (*EA-PSB 9750-60*). The parameter values of the RL-load as well as all important parameters of the PHC used for the measurements are depicted in Table II.

The measurement results in Fig. 13 show the MPS and CHB output voltages and the MPS, CHB and PHC output currents of the first phase during a 0 kW to 14.7 kW load jump, with a PHC output voltage amplitude of 300 V and frequency of  $f_o = 50$  Hz. The carrier frequency of the CHB was set to  $f_{c,SW} = 500$  kHz and the measured mean switching frequency of the MPS first phase was  $\bar{f}_{m,SW} = 10.54$  kHz.

As expected from the simulation results shown in Fig. 7, the measurement results in Fig. 13 clearly show that the CHB output current is limited to the MPS current ripple. Thus, the

TABLE II: Measurement setup parameters

| CHB Parameter                             | Value             |
|---|-------------------|
| Carrier frequency                         | 500 kHz           |
| Energy control frequency                  | 500 kHz           |
| Current limit controller sample frequency | 2.5 MHz           |
| Current boundary                          | 20 A              |
| Cell Number                               | 8                 |
| Cell DC link reference value              | 60 V              |
| Output voltage amplitude                  | 300 V             |
| Output voltage frequency                  | 50 Hz             |
| MPS Parameter                             | Value             |
| DC link voltage                           | 700 V             |
| Coupling network resistance               | 7 m $\Omega$      |
| Coupling network inductance               | 160 $\mu\text{H}$ |
| Load Parameter                            | Value             |
| Resistance                                | 9 $\Omega$        |
| Inductance                                | 150 $\mu\text{H}$ |






Fig. 13: Measurement results of the first phase of the laboratory PHC prototype during a load step

PHC fundamental output current is supplied completely by the MPS. Additional measurements with output frequencies of  $f_o := \{0 \text{ Hz}, 20 \text{ Hz}, 50 \text{ Hz}, 500 \text{ Hz}, 1 \text{ kHz}\}$  were also carried out. In all these operating points the CHB cell voltages were kept stable in their reference value range and the CHB current was limited to the defined boundary value.

## VI. CONCLUSION AND FUTURE WORK

This paper shows the concept of a PHIL Emulation test bench for the emulation of a highly utilized, anisotropic PMSM and derives its functional principle as well as the arising requirements. It is pointed out that a PHIL converter must be capable of providing high amplitude output voltages very precisely up to 100 kHz and higher, but the required bandwidth of high amplitude output currents is significantly lower and in the range of 1 kHz to 2 kHz.

Based on this, the novel PHC topology is proposed as PHIL emulation converter. It is demonstrated that the PHC perfectly meets the requirements for a PHIL converter. The PHC inherently has a higher power density and lower costs compared to full-power multilevel converters with the same output voltage characteristics. Therefore, the PHC is ideally suited to replace conventional multilevel converter topologies used as PHIL converters, such as the MMC [1,12] or the MMPMC [8–11].

The constructed 50 kVA laboratory prototype of the PHIL test bench, the newly developed signal processing system and the newly developed power electronics hardware are presented in detail. Finally, first measurement results are shown, which verify the simulation results and confirm the correct implementation of the control algorithms on the FPGA of the CCU.

After the grid connection and the galvanic isolation have been put into operation, a second three-phase PHIL system will be

integrated into the laboratory prototype in order to emulate six-phase machines.

## REFERENCES

- [1] M. Schnarrenberger, L. Stefanski, C. Rollbühler, D. Bräckle, and M. Braun, "A 50 kw power hardware-in-the-loop test bench for permanent magnet synchronous machines based on a modular multilevel converter," in *20th European Conference on Power Electronics and Applications (EPE'18 ECCE Europe)*.
- [2] R. M. Kennel, T. Boller, and J. Holtz, "Replacement of electrical (load) drives by a hardware-in-the-loop system," in *International Aegean Conference on Electrical Machines and Power Electronics and 2011 Electromotion Joint Conference (ACEMP)*, pp. 17–25.
- [3] A. Schmitt, J. Richter, U. Jurkewitz, and M. Braun, "Fpga-based real-time simulation of nonlinear permanent magnet synchronous machines for power hardware-in-the-loop emulation systems," in *IECON 2014 - 40th annual conference of the IEEE Industrial Electronics Society*, pp. 3763–3769.
- [4] L. Stefanski, D. Bernet, M. Schnarrenberger, C. Rollbuhler, A. Liske, and M. Hiller, "Cascaded h-bridge based parallel hybrid converter — a novel topology for perfectly sinusoidal high power voltage sources," in *IECON 2019 - 45th Annual Conference of the IEEE Industrial Electronics Society*, pp. 1639–1646.
- [5] J. Richter and M. Doppelbauer, "Predictive trajectory control of permanent-magnet synchronous machines with nonlinear magnetics," *IEEE Transactions on Industrial Electronics*, vol. 63, no. 6, pp. 3915–3924, 2016.
- [6] A. Schmitt, M. Gommeringer, M. Braun, J. Richter, and T. Wersal, "A novel 100 kw power hardware-in-the-loop emulation test bench for permanent magnet synchronous machines with nonlinear magnetics," in *8th IET International Conference on Power Electronics, Machines and Drives (PEMD 2016)*, Glasgow, 2016, pp. 1–6.
- [7] A. Schmitt, J. Richter, M. Braun, and M. Doppelbauer, "Power hardware-in-the-loop emulation of permanent magnet synchronous machines with nonlinear magnetics – concept & verification," in *PCIM Europe 2016*.
- [8] A. Schmitt, M. Gommeringer, C. Rollbühler, P. Pomnitz, and M. Braun, "A novel modulation scheme for a modular multiphase multilevel converter in a power hardware-in-the-loop emulation system," in *IECON 2015 - 41th annual conference of the IEEE Industrial Electronics Society*, pp. 001 276–001 281.
- [9] G. Meyer, "Enhanced power electronics system for high-performance testing of motor control units in a power hil environment: 27-29 june 2017," in *PCIM Asia 2017*, 2017.
- [10] J. E. Huber, J. W. Kolar, and G. Pammer, "Hybrid inverter concept for extreme bandwidth high-power ac source," *Electronics Letters*, vol. 53, no. 14, pp. 947–949, 2017.
- [11] S. Liebig, A. Schmitt, and H. Hammerer, "High-dynamic high-power e-motor emulator for power electronic testing," in *PCIM Europe 2018*.
- [12] J. Kolb, F. Kammerer, A. Schmitt, M. Gommeringer, and M. Braun, "The modular multilevel converter as universal high-precision 3ac voltage source for power hardware-in-the-loop systems," in *PCIM Europe 2014*.
- [13] R. Schwendemann, M. Lorcher, F. Sommer, L. Stefanski, and M. Hiller, "A new, universal series hybrid cascaded h-bridge converter for power-hardware in the loop emulation," in *2019 21st European Conference on Power Electronics and Applications (EPE '19 ECCE Europe)*.
- [14] D. Bernet, L. Stefanski, and M. Hiller, "A hybrid medium voltage multilevel converter with parallel voltage-source active filter," in *ICPE 2019-ECCE Asia*, 2019, pp. 412–419.
- [15] D. Bernet and M. Hiller, "Grid-connected medium-voltage converters with parallel voltage-source active filters," *IET Electric Power Applications*, vol. 13, no. 10, pp. 1507–1513, 2019.
- [16] J. Holtz, "Advanced pwm and predictive control—an overview," *IEEE Transactions on Industrial Electronics*, vol. 63, no. 6, pp. 3837–3844, 2016.
- [17] R. Schwendemann, S. Decker, M. Hiller, and M. Braun, "A modular converter- and signal-processing-platform for academic research in the field of power electronics," in *Power electronics for sustainable society: IPEC'18 ECCE Asia*, pp. 3074–3080.