

Mirror Source based Overcurrent and Short Circuit Protection Method for High Power SiC MOSFETs

Fabian Sommer¹, Nils Soltau², Fabian Stamer¹, Nikolas Menger¹, Shiori Idaka², Marc Hiller¹

¹ Karlsruhe Institute of Technology (KIT), Germany

² Mitsubishi Electric Europe B.V., Germany

Corresponding author: Fabian Sommer, Fabian.Sommer@kit.edu

Abstract

This paper presents a fast overcurrent and short circuit protection based on the mirror source detection method for 1200 V/1200 A Silicon Carbide (SiC) MOSFETs used in a high power Dual Active Bridge (DAB). It will be shown that this protection method is feasible for a low inductive short circuit caused by a half bridge shoot through, a high inductive short circuit based on a failure inside the load as well as short circuits of Type 1 or hard switching fault. Additionally, the short circuit behaviour is analyzed for different junction temperatures of the MOSFETs. Experimental results proof that using the investigated method always ensures the operation in the Short Circuit Safe Operating Area (SCSOA) of the MOSFET after triggering short circuits.

1 Introduction

Silicon Carbide (SiC) power semiconductors provide several advantages in comparison to conventional silicon devices. Among others, SiC has a 10-times higher breakdown field strength and thereby allows thinner chips which results in lower conduction losses [1]. Furthermore, switching speeds of SiC MOSFETs are faster and switching losses are reduced accordingly. Consequently, SiC power modules allow more efficient and compact power-electronic converters [2].

Due to the low chip thickness and the absence of a desaturation effect, the short circuit of SiC MOSFETs is more difficult to handle compared to IGBTs. Whereas silicon IGBTs usually allow short circuit withstand times of a few 10 μ s, the withstand time in SiC power devices is only a few microseconds [3]. Additionally the turn off current slope of the short circuit current is much higher than for normal operation. For this reason a soft turn off might be considered to reduce the overvoltage spike and to ensure operation in Short Circuit Safe Operation Area (SCSOA). The soft turn off, however, further increases the turn off losses. At the same time, different short circuit scenarios have to be handled: the low- and high-inductive short circuit of the load as well as the hard switching fault

(HSF) also called Type 1 short circuit. For HSF the MOSFET is turned on directly into the short circuit [4]. To overcome this hurdle, the investigated SiC MOSFET module by Mitsubishi Electric provides the so-called Real Time Current Control (RTC), a mirror source based overcurrent detection and current limiting circuit which can be combined with a short circuit protection.

2 Mirror Source Based Overcurrent Detection and RTC

To detect the overcurrent and short circuit event, a current mirror is integrated in the MOSFET chip and conducts a certain fraction of the total source current. This scaled-down current is used to detect the short circuit. This mirror source or mirror emitter concept for short circuit detection has already been applied to silicon and SiC devices before [5] [6] [7]. Compared to state of the art detection methods, like desaturation techniques [8] [9], this solution can detect both Type 1 and Type 2 short circuits while being significantly faster. To reduce the turn off time and stress on the device the mirror source detection can be combined with the RTC. As soon as a short circuit is detected the RTC reduces the gate voltage inside the power module immediately to limit the

current rise and therefore simplifies the short circuit turn-off.

The simplified schematic of the RTC and the driver circuit is shown in Fig. 1. The simplified waveforms in case of a short circuit are depicted in Fig. 2. At $t = t_0$ the short circuit occurs and the current is increasing with a much higher steepness than usual. The short circuit threshold for $i_D = i_{D,th}$ is reached at $t = t_1$. During $t_1 < t < t_2$ the detection circuit (SC Detect) is reacting to the short circuit. During $t_2 < t < t_3$ the bipolar transistor Q1 is turned on by the detection circuit and reduces the gate voltage V_{GS} according to the voltage divider consisting of R_G , R_{RTC} and the diode D_{RTC} . The resulting gate voltage is given in Eq. (1) and is typically in the range from 3 V to 6 V.

$$V_{GS} = \frac{R_{RTC}}{R_{RTC} + R_G} \cdot (V_{Driver} - V_{f,Drtc} - V_{Q1}) + V_{f,Drtc} + V_{Q1} \quad (1)$$

The reduction of the gate voltage brings the MOSFET into the active region and limits the current. This is shown between $t_2 < t < t_4$. Additionally the turn on of the transistor Q1 reduces the voltage at the feedback pin SC of the MOSFET to V_{Q1} and the error feedback circuit can detect that signal to react to the fault. The reaction time from t_3 to t_4 should be below $3 \mu s$ and represents the reaction time of the gate driver.

At $t = t_4$ the gate driver output is switched to open circuit and the gate capacitance C_{iss} is discharged by the passive discharging resistors and R_{RTC} which finally results in $V_{GS} = 0 V$. At this point the MOSFET is turned off and the current ceases to $i_D = 0 A$. An error feedback to the superordinate control system turns off the whole converter at $t = t_5$ to achieve a safe state.

In the following, practical results are presented using a 1200 V, 1200 A Full-SiC power module FMF1200DX1-24A with built-in RTC by Mitsubishi Electric.

3 Gate Driver Circuit

The gate driver is divided into three main functional groups, which can be seen in Fig. 1, the power




Fig. 1: Simplified Gatedriver and RTC circuit




Fig. 2: Simplified waveforms for RTC short circuit protection

stage, the error feedback and error turn off and the communication interface with the superordinate control. The power stage consists of a push-pull power amplifier MOSFET driver and the gate resistor R_G which has to be designed according to Eq. (1) and the switching behaviour of the MOSFET in normal operation. The communication interface of the gate driver is implemented using fiber optics to reduce electromagnetic interference (EMI) in converter applications and consists of the control signal and the error feedback signal. A simplified circuit diagram of the error feedback and error turn off circuit is shown in Fig. 1. As discussed in the previous chapter, the SC pin is high level for normal operations and zero in case of an error. This signal is detected, filtered to prevent false error detection due to EMI, as well as delayed to increase the turn off time for




Fig. 3: Gate Driver for FMF1200DX1-24A half bridge with error feedback and soft turn off

reduced component stress if necessary. The filtered signal is compared to a defined reference level by using a comparator circuit. The output of the comparator enables or disables the power stage to achieve a high resistance output for the power stage. This enables the discharging process of the gate capacitance C_{iss} , with help the of the RTC resistor R_{RTC} and a high ohmic passive discharging resistor, as mentioned in the previous chapter. At the same time a feedback signal is sent to the superordinate control to disable the converter. All signals are implemented as logic low in case of an error to prevent critical failures. The resulting printed circuit board (PCB) is shown in Fig. 3.

4 Converter Turn Off in Case of High Inductive Load Short Circuit

After triggering a short circuit turn off at one MOSFET the converter has to be turned into a safe state to prevent further damage. The easiest way to do so is by turning off all MOSFETs of the full bridge as shown in Fig. 4 on the left-hand side for a high inductive load short circuit. This results in a free wheeling current through the DC-Link and the remaining inductance in series to the short circuit. After zero current crossing of the short circuit current i_{sc} the energy of the inductance is reduced until there is no energy remaining in the magnetic field of the inductance and the MOSFET body diodes are no longer conducting. Because of that the MOSFET capacitances C_{oss} are charged, which is shown in Fig. 4 and results in oscillations

between the load inductance and the capacitances with the resonance frequency f_{res} calculated in Eq. (2). Figure 5 shows measurements with the simple converter turn off method. At the zero current crossing the voltage V_{DS} , V_{GS} and the current i_D at the observed MOSFET are oscillating. In the worst case, these oscillations have an EMI related impact on the corresponding gate voltages and can lead to failure or unexpected turn on of the MOSFETs.

$$f_{res} = \frac{1}{2\pi\sqrt{C_{oss} \cdot L_\sigma}} \quad (2)$$

To avoid this problem, it is possible to turn on one unaffected MOSFET having no error signal to provide a defined free wheeling path and to avoid the occurring oscillations between the output capacitances C_{oss} of the MOSFETs and the load inductance. This is shown in Fig. 4 on the right-hand side. In this case MOSFET T2 detects the short circuit and is turned off. All other MOSFETs are also turned off to prevent additional failure. After $2 \mu s$ MOSFET T1 is turned on again and provides the free wheeling path. This delay time is necessary to prevent additional short circuit detection and component stress. The results are shown in Fig. 6 for the same operation point. It can be observed that there are no oscillations after cut off of the current resulting in a safe state of the converter.




Fig. 4: Current Paths for the Converter turn off. left: simple turn off right: oscillation suppression method




Fig. 5: Simple turn off strategy for $V_{DC} = 850$ V




Fig. 6: Oscillation suppression method for $V_{DC} = 850$ V

5 Experimental Setup

To measure both a high- and low inductive short circuit in a typical application, a full bridge configuration shown in Fig. 8 is used. This is a common setup for all kind of galvanic isolated DC/DC converter like the DAB or resonant LLC converter. The load consists of a Medium-Frequency-Transformer (MFT), which is shorted on the secondary side. The resulting stray inductance, consisting of the connection busbar and the MFT itself, is measured as $L_{\sigma} = 4.5 \mu\text{H}$. In order to measure at different junction temperatures, an oil tempered cooling plate is used. With this setup DC-Link voltages up to $V_{DC} = 850$ V, short circuit currents of 5 kA and junction temperatures of up to 150 °C have been measured. The parameters of this measurement setup are adapted according to the requirements of a 500 kW DAB for which this study was made. The setup of the DAB is shown in Fig. 7.



Fig. 7: Setup of the 500 kW DAB

Two basic short circuit situations, which differ in their inductive load, are tested. The first one is a high inductive short circuit which is caused by isolation faults on the load side of the system. An example for this short circuit is an isolation fault within the windings of the MFT and therefore is separated from the power electronics. This results in a high inductance between the DC-Link and the short circuit. Therefore, the resulting current




Fig. 8: equivalent circuit diagram of measurement setup

steepness is comparably low. Typical values of the inductances for such a short circuit are between $L_{sc,high} = 1..5 \mu\text{H}$ in high power DAB applications. The second short circuit is the low inductive short circuit caused by a half bridge shoot through. This may result from controller malfunction or power module failure. In this case the inductance is in the range of few nH which results in a very high current steepness. Both scenarios can be emulated by using the MFT stray inductance with a short-circuited secondary winding and turning on both MOSFETs half bridge respectively.






Fig. 9: Short circuit SOA curve defined for FMF1200DX1-24A

6 Experimental Results


To evaluate the performance of the short circuit detection and protection method proposed, the setup described in the previous chapter is used. The results are compared to the specified SCSOA shown in Fig. 9. The most important factors are the maximum short circuit drain current which is



(a)



(b)




(c)


Fig. 10: (a) Measured pulse energy for 850V low inductive short circuit (b) peak voltage \hat{V}_{DS} (c) waveforms at $T_j = 150^\circ\text{C}$

$i_D < 8 \cdot i_{D,nom} = 9.6\text{kA}$ according to the used module. Another limitation is the short circuit withstand time t_w which has to be below $3\mu\text{s}$. The


last important factor is the maximum loss energy for the turn off process which should not exceed $E_{\max} = 15 \text{ J}$.



(a)



(b)



(c)

Fig. 11: (a) Measured turn off energy for 850 V high inductive short circuit (b) peak voltage \hat{V}_{DS} (c) waveforms $T_J = 150^{\circ}\text{C}$

Figure 10 (a) and (b) is showing the measurement results for the low inductive short circuit for $V_{\text{DC}} = 850 \text{ V}$ and Fig. 10 (c) for $T_J = 150^{\circ}\text{C}$. In Fig. 10 (a) the energy loss for the short circuit pulse is shown. The measured energy loss $E_{\text{pulse}} \approx 1/4 E_{\max}$ is significantly lower than the maximum energy loss defined by the SCSOA. Moreover, the peak voltage \hat{V}_{DS} shown in Fig. 10 (b) is below 1 kV and therefore does not violate the SCSOA. In Fig. 10 (c) the experimental waveforms at $T_J = 150^{\circ}\text{C}$ are shown. The marked points are corresponding with the theoretical waveforms from Fig. 2. The reaction time of the gate driver is less than 250 ns after the detection of the short circuit and the short circuit is safely turned off after $2 \mu\text{s}$ and therefore does not violate the SCSOA. Since the reaction time is really low, the theoretical plateau of the gate voltage shown in Fig. 2 between t_3 and t_3 does not occur. The peak current is lower than the maximum current defined by the SCSOA.

Figure 11 shows the measurement results for the high inductive short circuit for $V_{\text{DC}} = 850 \text{ V}$ and Fig. 11 (c) for $T_J = 150^{\circ}\text{C}$. It can be observed that for the high inductive short circuit every parameter is inside the SCSOA in Fig. 9. Therefore both high and low inductive short circuit can be handled without damaging the module or violating the SCSOA.

7 Conclusion

In this paper, a fast overcurrent and short circuit detection and protection method based on a mirror source was described. The short circuit turn off was measured on a experimental setup for a 500 kW Dual Active Bridge (DAB) with a 1200 V/1200 A SiC MOSFET module. Two short circuit types are investigated, the low- and high inductive short circuit that can occur in DAB applications. Both measurements have shown that the short circuit safe operating area is not violated and the module is not damaged by the short circuit. Additionally, a converter turn off strategy was presented to prevent oscillations between the MOSFETs' output capacitances C_{OSS} and the load inductance in case of a load short circuit.

8 References

- [1] N. Kaminski, "State of the art and the future of wide band-gap devices," in *2009 13th European Conference on Power Electronics and Applications*, 2009, pp. 1–9.
- [2] J. Biela, M. Schweizer, S. Waffler, and J. W. Kolar, "SiC versus Si—Evaluation of Potentials for Performance Improvement of Inverter and DC–DC Converter Systems by SiC Power Semiconductors," *IEEE Transactions on Industrial Electronics*, vol. 58, no. 7, pp. 2872–2882, 2011. DOI: 10.1109/TIE.2010.2072896.
- [3] J. Sun, H. Xu, X. Wu, S. Yang, Q. Guo, and K. Sheng, "Short circuit capability and high temperature channel mobility of SiC MOSFETs," in *2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD)*, 2017, pp. 399–402. DOI: 10.23919/ISPSD.2017.7988988.
- [4] H. Qin, Y. Dong, K. Xu, H. Xu, D. Fu, *et al.*, "A comprehensive study of the short-circuit characteristics of SiC MOSFETs," in *2017 12th IEEE Conference on Industrial Electronics and Applications (ICIEA)*, 2017, pp. 332–336. DOI: 10.1109/ICIEA.2017.8282866.
- [5] E. R. Motto and J. F. Donlon, "IGBT module with user accessible on-chip current and temperature sensors," in *2012 Twenty-Seventh Annual IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2012, pp. 176–181. DOI: 10.1109/APEC.2012.6165816.
- [6] Y. Cui, Z. Zhang, P. Yi, and L. Wei, "Investigation of Current Mirror Based Overcurrent Protection for 1200V 800A High Power SiC MOSFET Modules," in *2019 IEEE Energy Conversion Congress and Exposition (ECCE)*, 2019, pp. 6161–6165. DOI: 10.1109/ECCE.2019.8912296.
- [7] E. Thal, K. Masuda, and E. Wiesner, "New 800A/1200V Full SiC Module," in *Bodo's Power Systems*, 2015, pp. 28–31.
- [8] Z. Wang, X. Shi, Y. Xue, L. M. Tolbert, F. Wang, and B. J. Blalock, "Design and Performance Evaluation of Overcurrent Protection Schemes for Silicon Carbide (SiC) Power MOSFETs," *IEEE Transactions on Industrial Electronics*, vol. 61, no. 10, pp. 5570–5581, 2014. DOI: 10.1109/TIE.2013.2297304.
- [9] J. Kim and Y. Cho, "Overcurrent and Short-Circuit Protection Method using Desaturation Detection of SiC MOSFET," in *2020 IEEE PELS Workshop on Emerging Technologies: Wireless Power Transfer (WoW)*, 2020, pp. 197–200. DOI: 10.1109/WoW47795.2020.9291267.