Abstract

In an era of increasing computer system diversity, the portability of software from one system to another plays a central role. Software portability is important for the software developers as many software projects have a lifetime longer than a specific system, e.g., a supercomputer, and it is important for the domain scientists that realize their scientific application in a software framework and want to be able to run on one or another system. On a high level, there exist two approaches for realizing platform portability. 1) implementing software using a portability layer leveraging any technique which always generates specific kernels from another language or through an interface for running on different architectures; and 2) providing backends for different hardware architectures, with the backends typically differing in how and in which programming language functionality is realized due to using the language of choice for each hardware (e.g., CUDA kernels for NVIDIA GPUs, SYCL (DPC++) kernels to targeting Intel GPUs and other supported hardware, ...). In practice, these two approaches can be combined in applications to leverage their respective strengths. In this paper, we present how we realize portability across different hardware architectures for the Ginkgo library by following the second strategy and the goal to not only port to new hardware architectures but also achieve good performance. We present the Ginkgo library design, separating algorithms from hardware-specific kernels forming the distinct hardware executors, and report our experience when adding execution backends for NVIDIA, AMD, and Intel GPUs. We also present the performance we achieve with this approach for distinct hardware backends.

Keywords: Porting to GPU accelerators; Platform Portability; Performance portability; AMD; NVIDIA; Intel

1. Introduction

When surveying the research software landscape, we can identify some software products that have been successful for several decades (1 2). On the other hand, some libraries are successful for a while, and then fade out. When investigating the source of decline for some products, it is often that the jump from one hardware architecture to the next was too big, and the product failed to keep up with the development of other software and hardware ecosystems (3). In that sense, the lack of software portability and the lack of flexibility to embrace future hardware designs is a time bomb that limits the lifetime of software.

The lack of platform portability becomes even more critical as we see an explosion of diversity in hardware architectures employed in supercomputers. In the last century, the hardware development was mostly incremental, as it was driven by the clock frequency increase of the processors (3). During that time, the software developers usually succeeded in transferring to newer chip technologies by applying minor modifications or by simply leveraging the “free lunch” (4) that came with higher operating frequency. That said, the move from single-core processors to multi-core processors in the early 21st century was incremental enough to be mastered by many software products that did not embrace platform portability as a central design principle. This is partly because using pragmas and the OpenMP language allowed for a smooth transition. In addition, only the performance—not the functionality—of software was endangered when ignoring multi-threaded or multi-core hardware capacity. In fact, single-threaded software remains functional and can still achieve acceptable performance. However, at least since the rise of many-core accelerators (e.g., GPUs) and the adoption of special function units and lightweight ARM processors for supercomputing, software libraries can no longer ignore the hardware changes. As a consequence, the lack of platform portability for emerging and future hardware technology is among the main threats to the sustainability of a given software product.

In the design of the GINKGO (5) open-source software library, we have the burden and privilege to start from scratch, and to apply the lessons learned in other software projects. In this paper, we first recall in Section 2 on different levels of portability before we detail in Section 3 how we develop GINKGO with platform portability as a central design principle. We present in Section 4 and Section 5 our strategy for adopting new hardware architectures and report our experiences in porting to new backends, namely AMD GPUs and Intel GPUs. In Section 6 we present a brief performance evaluation on how architecture-native backends perform in comparison to using platform portability layers. We conclude by summarizing our central findings in Section 7.
2. Platform Portability

There are at least two dimensions to platform portability. One aspect is the mapping of a parallel algorithm onto different sets of hardware which relates to scheduling techniques and parallel programming representations such as task graphs. Another aspect is the expression of algorithms or basic building blocks (kernels) in an ecosystem that allows for the efficient execution on specific hardware architectures. We will here focus on this second dimension of performance portability.

2.1. The Levels of Portability

There are multiple levels of platform portability. Depending on the use case, platform targets, and objectives, some applications may find it sufficient to restrict themselves to a specific portability level. The first distinct level is no portability, where the code compiles and runs for only one type of high-performance computing (HPC) system. The same sort of hardware and compute capabilities are expected. Another option is to support partial software portability. An application using such a model will be dependent on some platform model abstraction. For example, the model could expect any CPU type combined with one or more accelerators, either from AMD or NVIDIA. In such a case, a hybrid programming approach featuring a CPU programming model like OpenMP is combined with an accelerator programming model like HIP to ensure portability (and possibly good performance) on the machine. As a more advanced case, one might consider full software portability, where the application can execute and run on any type of platform, including hypothetical future machines that might feature field-programmable gate arrays (FPGAs). In this case, a practical example is the SYCL programming model, which features compiler backends that support some FPGAs, all mainstream HPC accelerators, and ARM-based hardware. Finally, and especially important for HPC applications, there is the level of performance portability, which means that the code will not only compile and run on target platforms, but it will also achieve high efficiency by providing performance close to the machine’s total capabilities. To achieve performance portability, one needs good software design practices (e.g., code portability) and full command and understanding of the problems inherent in computing unit granularity vs. problem granularity. The latter requires using specific programming techniques to fully express an application’s parallelism and scheduling to spread the workload, dynamically, depending on the machine hardware’s computing units.

2.2. Writing Performance Portable Applications

Ignoring efforts that are likely doomed to fail, as they are based on a permanent redesign to reflect the changes in hardware architecture, one can identify two different approaches to enable cross-platform portability and readiness for future hardware architectures.

Relying on a Portability Layer The idea behind a portability layer is that the user writes the code once in a high-level language, and the code is then automatically transformed into a source code tailored for a specific architecture and its ecosystem before being executed thanks to an abstraction. This idea was already applied to software performance portability at the assembly level by using preprocessor macros. For the more modern problem of expressing parallel algorithms on a variety of architectures including accelerators, the portability layer enabling such systems can take very different shapes. They range from using tailored high level languages, macro-based systems, or C++-lambda based like Kokkos, RAJA or SYCL. Also advanced, compiler-based strategies are becoming popular, maybe most notably in the SYCL programming ecosystem or OpenCL which both rely on the SPIR-V intermediate representation. In addition, modern compilers themselves help architecture portability with recent features such as multi-level transformations. These are proposed in LLVM with the MLIR or SPIRAL, and offer the opportunity to run compiler passes at a coarser granularity than a few assembly instructions.

Relying on a portability layer removes the burden of platform portability from the library developers and allows them to focus exclusively on the development of sophisticated algorithms. This convenience comes at the price of a strong dependency on the portability layer, and moving to another programming model or portability layer is usually extremely difficult or even impossible. Furthermore, relying on a portability layer naturally implies that the performance of algorithms and applications is determined by the quality and hardware-specific optimization of the portability layer. This performance penalty may not always be insignificant, as portability layers usually have a wide user base, and dramatic changes to the interface, logic, or kernel design of the portability layer would likely result in the failure of some applications that rely on the portability layer. Hence, performance portability layers should avoid modifying the design or hardware coverage, which can limit the opportunities to heavily optimize kernels for a new hardware architecture.

Performance Portability as a Library Design In this approach, the hardware-specific kernels are written separately for the different types of hardware targeted. Standards are a good example of this portability strategy. The standards define an API and a set of functionalities, the respective kernels are then realized in the hardware-tailored languages. Many standards have been successfully adopted by vendors such as for linear algebra the BLAS standard, but also for distributed communications with the MPI standard. Libraries that cannot entirely rely on a standard (or become one), can realize portability themselves by acknowledging the principles of controlling the interfaces, isolating dependencies, and thinking portable. Several libraries are using this model effectively, like deal.II or PETSc. To use this model, a library must be designed with modularity and extensibility in mind. Only a library design that relies on the separation of concerns between the parallel algorithm and the different hardware backends can allow such a feature. The different backends need to be managed and interacted with thanks to a specific interface layer between algorithms and kernels. However, the price for the higher performance potential is high: the library developers
have to synchronize several hardware backends, monitor and re-
act to changes in compilers, tools, and build systems, and adopt
new hardware backends and programming models. The effort
of maintaining multiple hardware backends and keeping them
synchronized usually results in a significant workload that can
easily exceed the developers’ resources. However, unlike the
first approach, this supports hand-written optimized kernels for
each hardware architecture. In addition, the abstraction and ker-
nel development being focused on a single product allows for
a more consumer-specific kernel design and performance opti-
mization. In consequence, libraries following this path can ap-
ply much more aggressive hardware-specific optimization and
often achieve higher performance. One reason is that the set
of kernels is usually much smaller than what portability lay-
ers provide as the hardware-specific backends, because only the
kernels required by the library’s core algorithms are included.
A second reason is that a library has more freedom to phase out
support for a specific hardware architecture. This can usually be
justified because the dependency on a library is generally much
looser than the dependency on a portability layer, and applica-
tions “just” need to find a new library that provides the same
functionality, while the much deeper dependency on a portabi-
liity layer virtually prohibits moving to an alternative portability
layer.

3. Developing Gingko using Platform Portability as Central
Design Paradigm

GINKGO is an open-source numerical linear algebra library
focusing on sparse computations [5]. Aside from basic build-
ing blocks like sparse matrix-vector multiplication (SpMV) and
sparse matrix addition (SpGeAM), it features iterative solvers
including a variety of Krylov solvers (BiCG, BiCGSTAB, CG,
CGS, FCG, GMRES, IDR) and sophisticated preconditioners
(sparse approximate inverses, parallel ILU preconditioners, and
threshold ILU preconditioners). GINKGO is developed by ac-
knowledging platform portability as a central design principle.
This becomes apparent in the visualization of the software ar-
chitecture radically separating the library core from the hardware-
specific kernels, see Figure [1]. All classes, library logic, and
generic algorithm skeletons are accumulated in the library “core”
which, however, is useless without the driver kernels available
in the distinct hardware backends. We note that the “reference”
backend contains sequential CPU kernels used to validate the
correctness of the algorithms and as a reference implementation
for the unit tests realized using the googletest[26] framework.
The “OpenMP” backend contains kernels for multicore architec-
tures that are parallelized using OpenMP. The “CUDA” and
“HIP” backends are heavily optimized GPU backends written
in the hardware-native language: CUDA for NVIDIA GPUs,
HIP for AMD GPUs [27]. Given the significant level of simi-
larity between the “CUDA” and the “HIP” executor, a shared
folder (omitted in the visualization for simplicity) contains ker-
nels that are up to architecture-specific parameter configura-
tions identical for the AMD and the NVIDIA GPUs, respec-
tively [28]. Collecting those kernels in a folder included by
the backends reduces code duplication and maintenance efforts.
The latest addition is the “DPC++” backend tailored towards
Intel GPUs but usable also on other architectures supporting
DPC++ code [29]. In opposition to the other backends that are
already in production mode, the “dpc++” backend is currently
under heavy development as also the technical details about In-
tel’s future discrete GPUs are still unknown. During library
configuration, the user decides which backends to compile. In
GINKGO, we have chosen to use for each target architecture
the vendor’s native language. While languages like OpenACC
or OpenMP offload can be used to target GPUs from different
vendors, features like sub-warp operations which are critical
for the performance of the CUDA and HIP backends would not be
usable and this would impact the obtained performance.

The “executor” allows the selection of the target architec-
ture. The respective kernels are then chosen during execution
via dynamic polymorphism. This is possible as the executor is
a central class in GINKGO that provides all important prim-
itives for allocating/deallocating memory on a device, trans-
fering data to other supported devices, and basic intra-device
communication (e.g., synchronization). The chosen executor is
also the library feature that orchestrates the interplay between
the core library and the backends. An executor always has a
master executor which is a CPU-side executor capable of al-
locating/deallocating space in the main memory. This concept
is convenient when considering devices such as CUDA or HIP
accelerators, which feature their own separate memory space.
Although implementing a GINKGO executor that leverages fea-
tures such as unified virtual memory (UVM) is possible via the
interface, to attain higher performance, we manage all copies by
direct calls to the underlying APIs [30]. This removes the bur-
den of having to manage the memory from the GINKGO users
but allows us to instruct explicit memory transfers in the places
we want them to happen.
1
#include <iostream>

#include <ginkgo/ginkgo.hpp>

int main()
{
  // Instantiate a CUDA executor
  auto omp = gko::OmpExecutor::create();
  auto ex = gko::CudaExecutor::create(0, omp);
  // Read data
  auto A = gko::read<gko::matrix::Csr<>>>(std::cin, ex);
  auto b = gko::read<gko::matrix::Dense<>>>(std::cin, ex);
  auto x = gko::read<gko::matrix::Dense<>>>(std::cin, ex);
  // Create the solver factory
  auto factory =
      gko::solver::Cg<>::build()
        .with_preconditioner(
            gko::preconditioner::Jacobi<>::build().on(ex));
  // Generate the solver and solve the system
  factory->generate(give(0))
      ->apply(lend(A), lend(b), lend(x));
  // Write result
  write(std::cout, lend(x));
}

Listing 1: A minimal usage example of GINKGO to solve a linear system. The
system is solved by a CG method enhanced with a block-Jacobi preconditioner.
Everything is ran on a CUDA-capable device thanks to the use of a CudaExecutor.

Listing 1 shows a simple GINKGO use-case. In this example, we read the system parameters from the standard input in
lines 10-12 before creating a CG solver factory preconditioned by a Block Jacobi preconditioner in lines 14-23. Using the two
criteria, the iterative process will stop either after 20 iterations or when the residual norm was reduced by 15 orders of magnitude.
In line 25, a concrete solver instance is generated using these factory parameters for the specific matrix A before solving
the system thanks to the apply() method. Finally, the solution
is printed. Lines 7-8 show how GINKGO can be set to run on specific hardware. In this example, a CudaExecutor was chosen.
Replacing all instances of the variable ex in the code by omp would make the code run on the CPU using OpenMP instead.

4. Adopting AMD GPUs

Even though GINKGO is developed with platform portability
as a central design principle, it initially only featured executors
for sequential execution (“Reference”), OpenMP-parallelized multicore execution (“OpenMP”), and CUDA-based NVIDIA
GPU execution (“CUDA”). Therefore, the addition of a “HIP”
executor enabling the execution of code on AMD GPUs is the
proof-of-concept test for the executor-based platform portabil-
ity model [28]. Due to GINKGO’s software design for portabil-
ity, adding a new architecture always follows the same work-
flow: 1) the core library interfaces that manage the backends
such as the executor needs to be manually extended as well as
CMake support, and dummy kernels need to be added to obtain
a first compiling backend; 2) one by one, the stub kernels
can be replaced by concrete kernel implementations – in this
step, we can often rely on automatic vendor-provided porting
tools; 3) once the kernels have been ported, they can be tuned,
specialized or rewritten if needed to obtain better performance.

CMake integration.

When adding an executor based on a new programming
language, a first step is the integration of the compiler in the
CMake configuration and compilation process. In the adoption
of the HIP ecosystem, we make heavy use of the CMake build
system generator. One way of integrating HIP into the build
process would be to use the hipcc compiler for the entirety of
the project. We chose a less intrusive approach, by relying on
the HIP packages which thanks to modern CMake features allows us to integrate them via CMake’s find_package() command. AMD provides the following important packages for GINKGO:

- hip-config.cmake etc., included via find_package(hip);
- hipblas-config.cmake, included into a project via find_package(hipblas) (resp. for hipsparse);
- FindHIP.cmake, included into a project via find_package(HIP).

The last file provides the main macros for creating HIP projects, and defines a new CMake HIP language to compile the HIP files. The most important macros are hip_add_executable() and hip_add_library(), similar to the ones declared in FindCUDA.cmake file which provided equivalent CUDA functionality until CUDA became a natively-supported CMake language in CMake version 3.8.

HIP allows compiling code either for CUDA support or for ROCm support. Depending on whether a physical GPU is detected or the environment variable HIP PLATFORM is set to either nvcc (for ROCm <= 4.0) or NVIDIA (for ROCm > 4.0), the code is compiled for CUDA. If HIP PLATFORM is set to either clang (for ROCm <= 4.0) or AMD (for ROCm > 4.0), the code is compiled for ROCm support. During compilation, the HIP header libraries bind to either the CUDA libraries or the ROCm libraries.

Despite providing this convenient feature of supporting both AMD and NVIDIA architectures via one language, currently, several pitfalls exist that require applying customized workarounds. The hip-config.cmake depends on all the ROCm subcomponents, which implies that compiling the HIP executor for NVIDIA architectures creates a complicated dependency structure. Also, while the process of locating the ROCm libraries to translate the CUDA kernels to the HIP language is fully automated by the main FindHIP.cmake file, the user has to manually provide the CUDA locations when compiling HIP for NVIDIA architectures.

Another example of the difficult interoperability between the HIP language and NVIDIA hardware is the example shown in Listing 2. This example works for recent versions of ROCm with some backward compatibility to ROCm <= 4.0, but older versions fail. One issue is that the platform names changed in version 4.1, and two sets of platforms need to be matched for supporting older ROCm versions.

In addition, the hip-config.cmake file hard-codes several AMD device-specific flags which are non-standard for several HIP targets (i.e., the file sometimes supposes the full project is compiled with hipcc) which need to be manually removed for general compilation.

Finally, FindHIP.cmake struggles with compiling shared libraries in complex settings but throws an exception on the AMD backend. This is a workaround to explicitly set the property LINKER_LANGUAGE of the library to HIP.

We note that AMD and Kitware plan to implement native support for HIP in CMake, such integration would likely fix most of the issues we outlined. Overall, we found that the code skeleton in Listing 2 is the only one that allows us to successfully integrate HIP code as a subcomponent into a complex project featuring also other subcomponents which rely on CUDA, OpenMP, and other libraries for most versions of ROCm including newer ones.

We note that AMD and Kitware plan to implement native support for HIP in CMake, such integration would likely fix most of the issues we outlined. Overall, we found that the code skeleton in Listing 2 is the only one that allows us to successfully integrate HIP code as a subcomponent into a complex project featuring also other subcomponents which rely on CUDA, OpenMP, and other libraries for most versions of ROCm including newer ones.

Listing 2: Schematic example for integrating a HIP module into an existing CMake project.

Listing 2: Schematic example for integrating a HIP module into an existing CMake project.

Porting CUDA code to HIP via the Cuda2Hip script.

For easy conversion of CUDA code to the HIP language, we use a script based on the hipify-perl script provided by AMD with several modifications to meet our specific needs. First, the script generates the target filename including the path in the "hip" directory. Then AMD’s hipify-perl script is invoked to translate the CUDA kernels to the HIP language, including the transformation of NVIDIA’s proprietary library functions to AMD’s library functions and the kernels launch syntax. Next, the script changes all CUDA-related header, namespace, type- and function names to the corresponding HIP-related names. By default, the script hipify-perl fails to handle namespace definitions. For example, the hipify-perl script changes

https://github.com/ROCm-Developer-Tools/HIP/issues/1029
AVOIDING CODE DUPLICATION. When adding a HIP backend, we notice a high level of similarity in both kernel design and syntax between the CUDA kernels designed for NVIDIA GPUs and the HIP kernels for AMD GPUs. Thus, the straightforward addition of a HIP backend would introduce a significant level of code duplication. For this purpose, we create the “common” folder containing all kernels and device functions that are identical or the CUDA and the HIP executor except for architecture-specific kernel configuration parameters (such as warp size or launch bounds). These configuration parameters are not set in the kernel file contained in the “common” folder but in the files located in “cuda” and “hip” that are interfacing these kernels. The CUDA and HIP backends then include the files in the “common” similar to header files and configure the parameters. Obviously, for separating kernel skeletons shared by the CUDA and HIP executors, the Cuda2Hip script discussed previously needs to be extended by identifying hardware-specific kernel execution parameters, replacing these with variables, and generating only the kernel call functions in the CUDA and HIP backends while placing the parameterized kernel skeletons in the common folder that are then included by the executors. Even though this reorganization requires the derivation of sophisticated scripts, it pays off as we can avoid code duplication while still configuring the parameters for optimal kernel performance on the distinct hardware backends. The reorganized code with a significant portion of the kernel code ending up in a “common” folder shared by the CUDA executor and the HIP executor.

Cooperative groups. CUDA 9 introduced cooperative groups for flexible thread programming. Cooperative groups provide an interface to handle thread block and warp groups and apply the shuffle operations that are used heavily in Ginkgo for optimizing sparse linear algebra kernels. HIP only supports block and grid groups with thread_rank, size, and sync, but no subwarp-wide group operations like shuffles and vote operations. As such, the cooperative group interface is a convenient way to describe parallel operations and ease kernel writing.

For enabling platform portability where applicable, the same ease of kernel writing a small codebase, and preserving the performance of the optimized CUDA kernels, we implement cooperative group functionality for the HIP ecosystem. Our implementation supports the calculation of size/rank and shuffle/vote operations inside subwarp groups. We acknowledge that our cooperative group implementation may not support all features of CUDA’s cooperative group concept, but all functionality we use in Ginkgo.

The cross-platform cooperative group functionality we implement with shuffle and vote operations covers CUDA’s native implementation. HIP only interfaces CUDA’s warp operation without _async suffix (which refers to deprecated functions), so we use CUDA’s native warp operations to avoid compiler warnings and complications on NVIDIA GPUs with compute capability 7.x or higher. We always use subwarps with contiguous threads, so we can use the block index to identify the threads’ subwarp id and its index inside the subwarp. We define:

\[
\begin{align*}
\text{Size} & = \text{Given subwarp size} \\
\text{LaneOffset} & = \left(\text{tid} \mod \text{warpsize}\right) \times \text{Size} \\
\text{Mask} & = \sim 0 \gg \left(\text{warpsize} - \text{Size}\right) \gg \text{LaneOffset}
\end{align*}
\]

where \(\text{tid}\) is local thread id in a thread block such that Rank gives the local id of this subwarp, and \(\sim 0\) is a bitmask of 32/64 bits, same bits as \(\text{lane mask type}\), filled with 1 bits according to CUDA/AMD architectures, respectively. Using this definition, we can realize the cooperative group interface, for example for the shfl_xor, ballot, any, and all functionality:

\[
\begin{align*}
\text{subwarp.shfl xor(data, bitmask)} & = \_\text{shfl xor(data, bitmask, Size)} \\
\text{subwarp.ballot(pred)} & = \left(\text{ballot(pred)} \& \text{Mask}\right) \gg \text{LaneOffset} \\
\text{subwarp.any(pred)} & = \left(\text{ballot(pred)} \& \text{Mask}\right) \not= 0 \\
\text{subwarp.all(pred)} & = \left(\text{ballot(pred)} \& \text{Mask}\right) = \text{Mask}
\end{align*}
\]

Note that we use the ballot operation to implement any and all operations. The original warp ballot returns the answer for the entire warp, so we need to shift and mask the bits to access the subwarp results. The ballot operation is often used in conjunction with bit operations like the population count (popcount), which are provided by C-style type-annotated intrinsics \_popc in CUDA and HIP. To avoid any issues
with the 64bit-wide lane masks on AMD GPUs, we provide a single function popcnt with overloads for 32 and 64 bit integers as well as an architecture-agnostic lane_mask_type that provides the correct (unsigned) integer type to represent a (sub)warp lane mask. Experimental results have shown that GINKGO’s custom platform portable cooperative group implementation is highly competitive to the vendor-provided functionality, see Figure 5 [28].

5. Adopting Intel GPUs

Intel is the vendor who is expected to provide one of the three US Exascale machines, named Aurora, and hosted at Argonne National Laboratory which will feature Intel discrete GPUs. To program these new architectures, Intel is focusing on the SYCL programming framework [12], which was extended with several programming features allowing both better kernel performance and usability. The new additions in Intel’s DPC++ language comprise, but are not limited to, features such as Unified Shared Memory (USM, which allows direct memory transfer control) as well as the concept of subgroups, a CUDA-warp-equivalent. Many of the Intel extensions part of DPC++ were released as part of the SYCL 2020 specification [29]. The Intel extensions are packaged into the DPC++ compiler [29], which is part of the Intel oneAPI framework. GINKGO started the portability effort to the new Intel oneAPI platform to target future Intel hardware. Intel also supports OpenMP offloading for programming its GPUs. Since the oneAPI framework seems to be centered around DPC++, and this programming model seems more adapted for high-performance programming (subgroups, USM, and other features), we have chosen this new language to target Intel GPUs.

CMake integration. At the time of writing, the only way the authors found to integrate DPC++ into our framework is to use the DPC++ compiler for the whole compilation process of our library (e.g., with the CMake option CMAKE_CXX_COMPILER=dpcpp). This usage model means that the CMake integration effort is minimal, but on the other hand, there is no proper CMake integration of the DPC++ submodule, which prohibits compiling any other GINKGO submodule at the same time, except for Reference.

Adding a DPC++ Executor to GINKGO. Like SYCL, DPC++ is a C++ single-source heterogeneous programming framework targeting the full range of device programming APIs, such as OpenCL, CUDA, or Intel oneAPI Level Zero. A core concept of these frameworks is the use of command queues which are objects able to schedule kernels on devices with specific execution contexts. By default, SYCL and DPC++ execute kernels asynchronously, and only the destruction of the queue object synchronizes with the device. Memory copies are all implicit thanks to SYCL providing a specific buffer type for registering data, together with the access mode specification of these data inside kernels thus SYCL is a task-based programming language. Another key aspect of DPC++ is that (like SYCL) it aims at being compilable on most existing devices, ranging from NVIDIA to AMD GPUs, Intel FPGAs, GPUs, and general-purpose processors.

This usage model of standard SYCL/DPC++ does not fit well with the GINKGO framework, as GINKGO handles devices via the Executor model (which can be either a CPU or an accelerator). On the other hand, a new DPC++ executor should be able to target any device type. For this purpose, we have decided to add an optional device selection to our DPC++ executor constructor which allows specifying whether the user wants to target a GPU or a CPU (or any other device type). In addition, we decided that a DPC++ executor always comes with a CPU executor to manage the host-side data (as it is needed for GPUs). We acknowledge that this can result in redundant data in case the DPC++ executor targets a CPU device.

Another aspect important to consider when creating a DPC++ executor for GINKGO is the “subgroup” concept DPC++ introduces to represent a SIMD lane on CPUs or a wavefront on GPUs. Depending on the architecture, the subgroup size can differ dramatically, from a size of 1 on some simple devices to 4 or 8 for powerful CPUs, to 16, 32, or 64 on some GPUs. While this concept is not completely new – GINKGO already uses warp size 32 for NVIDIA GPUs and wavefront sizes 64 for AMD GPUs – it can heavily affect performance or even cause errors if selecting the subgroup size inappropriate for a given hardware architecture. To resolve this, in GINKGO, we precompile kernels for all possible subgroup sizes (from 1 to 64, in powers of two increments), and dynamically select at runtime the kernel version which fits best to the selected DPC++ device.

Since GINKGO executors need to provide synchronization features, we have decided that one executor is represented by one DPC++/SYCL queue object which exists during the whole lifetime of the executor. This object is automatically managed thanks to a unique_ptr. The DPC++ queue primitive wait_and_throw() can be used for explicit synchronization. A specific aspect of a DPC++ queue is that, by default, no execution order is guaranteed for the objects submitted to it, since it operates asynchronously. This means that when executing three tasks on the same queue, 1) copy: host → GPU, 2) a GPU kernel, 3) copy: GPU → host, there is no guarantee that the three operations will be executed in this order. To ensure the right execution order, DPC++ introduces the queue property in_order which can be used. Another solution to this problem is given by manually synchronizing after every DPC++ queue operation.

Finally, to allow explicit memory management, we rely on the new DPC++ concept of Unified Shared Memory, which can be used via the functions for the explicit memory (de)allocation (sycl::malloc_device(), sycl::free()). When using memory allocated via these functions, the memory copies can be controlled manually via the DPC++ queue itself using the function queue.memcpy(). The limitation of this concept is that it can not handle settings where another non-DPC++ GINKGO executor (or device) is used in an application (for example, a HIP

575

560

540

520

480

460

440

420

400

380

360

340

320

300

280

260

240

220

200

180

160

140

120

100

80

60

40

20

0

5

enhanced device). In this case, DPC++ can not directly use the
queue::memcpy() function to copy data to the other executor.
To resolve the challenge of copying data from the DPC++ ex-
ecutor to another (non-CPU) executor, we use the workaroun
d of creating a temporary copy on the master executors running
on the CPU and controlling the execution of the DPC++ execu-
tor and the other device executor, respectively.

**Kernel programming**

```cpp
#include <CL/sycl.hpp>

template<int subgroup_size>
void reduce(float *a, sycl::nd_item<3> i) {
    auto subgroup = i.get_sub_group();
    auto local_data = a[i.get_local_id(2)];
    const auto remote_data = subgroup.shuffle_xor(local_data, bitmask);
    local_data = local_data + remote_data;
}

int main()
```

Listing 3: Minimal example of a DPC++ kernel call featuring a
subgroup based reduction.

**Custom porting script based on DPCT**

Similar to AMD, Intel provides a tool that converts CUDA
code to the DPC++ language. This “DPC++ Compatibility Tool”
(DPC++CT) intends to make porting existing CUDA kernels to the
oneAPI ecosystem a simple and convenient step. However, at
the time of writing, the oneAPI ecosystem is still in its early

---

[Figure 3: GINKGO’s cooperative groups vs. legacy functions for different data types on V100 (left) and RadeonVII (right) [28].](https://software.intel.com/content/www/us/en/develop/documentation/intel-dpcpp-compatibility-tool-user-guide/top.html)
stages, and the conversion tool has several flaws that require manual fixes. In addition, the tool in some cases requires manual involvement of the programmer as the tool cannot be made general to work for all cases (in these cases a warning is printed by DPCT). In the context of developing a DPC++ backend for GINKGO, we enhanced DPCT with several additions and error fixes – some of them customized to the GINKGO library design, some of them useful for any code conversion. Even though DPCT is at the time of writing still under development, we want to list some of these changes and modifications we introduced to customize this tool to our purpose. We show a concrete example for converting a CUDA code using dynamic and shared memory to DPC++ via the DPCT in Figure 4 and an intermediate version which is improved thanks to some techniques used by our script in Figure 5.

We observe in Figure 4 that, by default, DPC++ code has a very different structure and aspect than the CUDA equivalent, and also creates some subtle errors. One error concerns the static shared memory type which was based on a template parameter in the left (CUDA) code but becomes evaluated to the underlying data type (float) in this example on the right (DPC++) code (lines 29 and 33). In addition, there are inconsistencies compared to the CUDA code that are confusing at first glance. One such issue concerns the grid and block representation that is used in DPC++ (lines 17-18): the dimension which always moves in DPC++ is the right-most one, or “z" index,  

---

Figure 4: Example of a CUDA code (left) and the DPCT-converted code (right) which uses static and dynamic shared memory.

Figure 5: Conversion of the same CUDA code (left) to DPC++ (right) as in Figure 4 via the improved DPCT containing our modifications. The CUDA code is also adapted by the script (before conversion only) with the addition of a new host function to force DPCT to create a more consistent output.
whereas it is the left-most one in CUDA, or “x” index. Similarly, DPC++ uses a different concept of global and local range (line 29), where the global range is grid×block. In addition, the DPC++ kernel code is partly embedded in the main host function (the lambda function in the right part, lines 30-34), whereas there is a strict separation in CUDA.

The modifications we apply to DPCT as a workaround for these issues are shown in Figure 5. The main difference is that instead of calling DPCT on the original CUDA file, we generate a temporary CUDA file that uses a properly templated extra host function to invoke the kernel itself (lines 11-18 on the left side). In addition, we also create a placeholder GET_QUEUE (line 20, left) which we pass as cudaStream_t in the new host function (line 29, left). These two changes allow DPCT to generate better and more structured DPC++ code on the right side, where the main host function (lines-36-43, right) looks indeed similar to the original CUDA code. The GET_QUEUE placeholder can be replaced with our executor’s queue accessor by our script (line 42, right), and DPCT properly converts the new cudaStream_t parameter in the new host function to a sycl::queue object. Note that we now need to reverse the dim3 grid and block descriptions before using them (lines 26-27, right), which we realize via our custom dim3 interface.

Overall, we advertise the following improvements that our custom conversion script provides compared to the plain DPCT tool:

- As previously detailed, we generate an intermediate CUDA host function which invokes the kernel with the correct configurations to keep a code structure that is more similar to CUDA (see Figures 4 and 5). This enables the generation of a more structured DPC++ kernel.
- To generate a code which is similar to CUDA, we introduce a DPC++ kernel interface layer, which abstracts the differences to a CUDA or HIP kernel such as:
  - We create a DPC++ dim3 type to keep the CUDA kernel configuration and kernel call syntax consistent across the distinct executors;
  - We implemented our own cooperative group environment as this functionality is currently not directly supported in DPC++;
  - As DPC++ kernels need to access the kernel call configuration, we forward this information through the interface;
  - We automatically comment out in the original CUDA code any __syncthreads() functions as these would cause problems in the DPC++ conversion, which are then correctly replaced by our script;
  - We disable some of the template instantiations (especially calling a macro which takes as parameter another macro and other arguments) as these would cause DPCT errors;
  - As static_cast<Type>(kernel-index) in templated kernels fails to be converted correctly, we fix these expressions;
  - We automatically convert the GINKGO CUDA-specific namespaces, variable names, types, etc. to equivalent names containing DPC++ (e.g., in Figure 5, there are still several mentions of CUDA remaining);
  - We also automatically move the generated DPC++ kernel file into the correct GINKGO location.

6. Performance Survey

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
<th>Prog. Lang.</th>
<th>Release</th>
<th>Theo. BW (GB/s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>NVIDIA V100</td>
<td>Discrete HPC</td>
<td>CUDA</td>
<td>2017</td>
<td>920</td>
</tr>
<tr>
<td>NVIDIA A100(40 GB)</td>
<td>Discrete HPC</td>
<td>CUDA</td>
<td>2020</td>
<td>1555</td>
</tr>
<tr>
<td>AMD RadeonVI</td>
<td>Discrete consumer</td>
<td>HIP</td>
<td>2019</td>
<td>1024</td>
</tr>
<tr>
<td>AMD MI100</td>
<td>Discrete HIP</td>
<td>HIP</td>
<td>2020</td>
<td>1228.8</td>
</tr>
<tr>
<td>Intel Gen. 9</td>
<td>Integrated</td>
<td>DPC++</td>
<td>2015</td>
<td>41.6</td>
</tr>
</tbody>
</table>

GINKGO aspires to not only provide platform portability, but also a satisfying level of performance portability. A good indicator to assess whether this goal is achieved is to quantify the performance of GINKGO on different hardware architectures relative to the hardware-specific performance bounds. We acknowledge that the Reference executor is designed to check the correctness of the algorithms and provide a reference solution for the unit tests and that GINKGO’s primary focus is on high-performance accelerators. Thus, we limit the performance analysis to the CUDA executor running on high-end NVIDIA GPUs, the HIP executor running on high-end AMD GPUs, and the DPC++ executor running on Intel integrated GPUs. It is important to relate GINKGO’s performance to the hardware-specific performance bounds. Thus, before providing performance results for GINKGO’s routines, we present in Figure 5 and Figure 6 the results of the mixbench [32] and BabelStream [33] open source benchmarks. Table 1 lists the GPU hardware architectures we use in the performance evaluation along with a short architecture description. We note that not all architectures are high-end server-line GPUs. The AMD Radeon VII is a consumer-line GPU, the Intel Gen. 9 GPU is an embedded GPU, however already supporting the DPC++ execution model. In the performance evaluation, we use CUDA v. 11.0 for the NVIDIA GPUs, ROCm v. 3.8 for the AMD GPUs, and DPC++ v. 2021.1-beta10 for the Intel GPUs. We report the performance of GINKGO using double precision arithmetic in all functionality.

The bandwidth analysis for the NVIDIA V100 ad NVIDIA A100 GPUs reveals a significant peak bandwidth improvement from the NVIDIA V100 GPU (peak bandwidth 860 GB/s) to the NVIDIA A100 GPU (peak bandwidth 1,400 GB/s), see the top row in Figure 6. At the same time, the bandwidth for small and moderate-sized data reads is higher on the V100 GPU. For the arithmetic performance, we note that the benchmark does not leverage the tensor cores on the V100 or the A100 GPU.

---

7GINKGO supports IEEE single precision, double precision, single complex, and double complex and can be extended for other value types.
Figure 6: Performance evaluation of the NVIDIA V100 GPU (left) and the NVIDIA A100 GPU (right) using the BabelStream benchmark (top) and the mixbench benchmark (bottom).

Figure 7: Performance evaluation of the AMD RadeonVII GPU (left) and the AMD MI100 GPU (right) using the BabelStream benchmark (top) and the mixbench benchmark (bottom).
For the general GPU cores, the peak performance of the A100 is for IEEE754 double precision and single precision about 1.2 × the V100 performance. For IEEE754 half precision, the performance improvements are larger, approaching almost 2.5 ×, see the bottom row in Figure 6.

The two AMD GPU architectures we consider are comparable in their measured bandwidth: 850 GB/s for the AMD Radeon VII GPU vs 1,000 GB/s for the AMD MI100 GPU, see the top row in Figure 7. At the same time, they significantly differ in their arithmetic performance, see the bottom row in Figure 7.

At the time of writing the mixbench benchmark does not provide a DPC++ version for the execution on Intel GPUs. Thus, in Figure 8, we only report the bandwidth performance of the considered Intel Gen. 9 GPU. We note that the performance for the dot kernel is about 10% below the maximum achievable bandwidth. For the other operations, the bandwidth plateaus for array sizes exceeding 100 MB at a rate of 35 GB/s.

6.1. Ginkgo SpMV performance

We first investigate the performance of Ginkgo’s sparse matrix-vector product kernels (SpMV) kernels achieve on the distinct executors. For this, we use matrices from the complete Suite Sparse Matrix Collection (SSM) as a benchmark and run a set of heavily tuned sparse matrix-vector product kernels on the distinct architectures. All computations use double precision arithmetic. The distinct SpMV kernels differ in terms of how they store the sparse matrix and which processing strategy they apply. In general, we may expect a performance peak of (memory bandwidth) / (8byte/entry + 4 byte/entry + 4 byte/entry) × 2 ops/entry = (memory bandwidth) / 8 for the COO SpMV kernels, and (memory bandwidth) / 6 for the CSR kernel. For a better evaluation, we report the performance relative to the theoretical peak bandwidth for the machine, see Table 1.

In Figure 9 we report the performance of different SpMV kernels taken from either Ginkgo or the vendor library (NVIDIA cuSPARSE) on the NVIDIA V100 GPU (left) and NVIDIA A100 GPU (right). Each dot represents one combination of SpMV kernel and test matrix. We cannot identify a clear winner in the performance graphs, which is expected as the distinct kernels differ in their efficiency for the distinct problem characteristics. However, we can identify the Ginkgo kernels to be competitive to the cuSPARSE SpMV kernels. The maximum performance numbers achieved are around 135 GFLOP/s and 220 GFLOP/s on the NVIDIA V100 and NVIDIA A100 GPUs, which amount to between 80 and 90% of the theoretical machine bandwidth. We notice that this performance difference exceeds the expectations based on the bandwidth improvements of 1.5 × but remains close to the machine limits.

In Figure 11 we present performance results obtained from running SpMV benchmarks on AMD hardware, the AMD Radeon VII GPU (left), and the AMD MI100 GPU (right). We use the same experimental setup and again include both SpMV routines from the vendor library (hipSPARSE) and from Ginkgo. For both architectures, there is no clear performance winner, but we recognize Ginkgo’s SpMV kernels being highly competitive to the vendor library hipSPARSE. We observe that the Ginkgo and hipSPARSE CSR SpMV kernels achieve up to 110 GFLOP/s on the AMD Radeon VII GPU and up to 138 GFLOP/s on the AMD MI100 GPU, or about 60 to 70% of the machine theoretical bandwidth. We advertise that the rocSPARSE library may provide higher performance than hipSPARSE, but we report the performance of the latter since our library focuses on the portable HIP layer. Furthermore, we acknowledge that the hardware and software stack for the AMD MI100 GPU is still under active development, and further performance increases can be expected.

Figure 11 presents the performance results we obtain from running the Ginkgo SpMV on the Intel Gen. 9 GPU. As expected from the significantly lower bandwidth, the SpMV performance is only a fraction of the performance achieved on AMD and NVIDIA performance, which is expected given the embedded design of the Gen. 9 GPU. However, with a peak of 5 GFLOP/s for the Ginkgo CSR SpMV kernel, the performance is close to the bandwidth-induced theoretical peak. We also note that the Ginkgo SpMV generally outperforms the Intel MKL CSR SpMV.

6.2. Ginkgo solver performance

Next, we assess the performance of Ginkgo’s Krylov subspace solvers achieve on recent hardware architectures from AMD, NVIDIA, and Intel using the respective hardware-native executors. For the performance evaluation, we select 10 test matrices that are different in size and origin to cover a wide spectrum of applications. We note that all Krylov solvers consider are memory-bound and that the performance is hence limited by the memory bandwidth. All solvers are run for 10,000 iterations to account for machine noise. The Ginkgo solvers employ the Ginkgo COO SpMV for generating the Krylov subspace. Like in the SpMV results, we report the performance relative to the theoretical GPU memory bandwidth.

As the CUDA executor was developed as Ginkgo’s first high-performance GPU backend, we report in Figure 12 the performance of a subset of Ginkgo’s Krylov solvers on the NVIDIA V100 GPU (left) and the newer NVIDIA A100 GPU (right). We observe that on both V100 and A100 architectures, the results are between 60 and 80% of the peak bandwidth.
On the A100, the first three matrices benefit from some cache effects (namely, the orthogonalization) which allows them to reach above 90% of the peak performance.

Even though originally focused on NVIDIA GPU execution via the CUDA executor, we can from the similarity in architecture design expect the algorithms to achieve high-efficiency values also on the AMD architectures. In Figure 13 we report the GINKGO Krylov solver performance on the AMD Radeon VII GPU (left) and the AMD MI100 GPU (right). These results are obtained using the HIP executor designed for AMD backends. Aside from the hardware-specific parameter configurations, the HIP kernels invoked by the Krylov solvers are very similar to the CUDA kernels used by the CUDA executor. The evaluation on the AMD Radeon VII GPU reveals the same problem-specific performance variation that we observed in the CUDA backend evaluation. On both Radeon VII and MI100 architectures, the solvers can reach more than 50% of the theoretical bandwidth. We acknowledge that the HIP executor achieves a smaller fraction of the theoretical performance bound, however, these results are in line with the SpMV performance observed in Figure 10.

The results in Figure 14 reveal the actual performance results being between 30 and 50% of the theoretical bandwidth on the Intel Gen. 9 GPU. This may be attributed to GINKGO’s DPC++ executor being in his early stages, and the oneAPI ecosystem still being under development. We, again, note that the Intel Gen. 9 GPU is an integrated GPU, and not expected to achieve high performance. The purpose of this exercise is rather to show the validity of GINKGO’s design, and the technology readiness for the Intel high-end GPU platform to come.

### 7. Summary and Outlook

In this paper, we elaborate on how GINKGO tackles platform portability by separating the numerical core from the hardware-
specific backends. We discuss how we adopt the execution space to NVIDIA GPUs via the CUDA language, AMD GPUs via the HIP language, and Intel GPUs via the DPC++ language. We also report performance results for running basic sparse linear algebra operations and complete Krylov solvers on the newest hardware architectures from these vendors, and demonstrate GINKGO’s performance portability and identify GINKGO’s sparse matrix-vector product being highly competitive or even outperforming the vendor libraries.

Acknowledgments This work was supported by the US Exascale Computing Project (17-SC-20-SC), a collaborative effort of the U.S. Department of Energy Office of Science and the National Nuclear Security Administration. This work was performed on the HoreKa supercomputer funded by the Ministry of Science, Research and the Arts Baden-Württemberg and by the Federal Ministry of Education and Research.

References
