# Design and Characterization of a 500 kW 20 kHz Dual Active Bridge using 1.2 kV SiC MOSFETs 

Fabian Sommer ${ }^{1 *}$, Nikolas Menger ${ }^{1}$, Tobias Merz ${ }^{1}$, Nils Soltau ${ }^{2}$, Shiori Idaka ${ }^{2}$, Marc Hiller ${ }^{1}$<br>1 Elektrotechnisches Institut, Karlsruhe Institute of Technology, Karlsruhe, Germany<br>2 Mitsubishi Electric Europe B.V., Ratingen, Germany<br>${ }^{*}$ E-mail: fabian.sommer@kit.edu


#### Abstract

High power Silicon Carbide (SiC) semiconductor enable an increase of the power level for the Dual Active Bridge (DAB). This paper presents a concept for a novel high power DAB up to 500 kW .1200 V SiC MOSFETs are used as power semiconductors, which are operated with a switching frequency of 20 kHz . In order to investigate the feasibility of such high power DABs basic design rules are presented and the influence of parasitic components is deduced. It is shown that these parasitic effects become more and more important with increasing power and therefore cannot be neglected as in the case of lower power DABs. Using a calorimetric measurement setup a detailed loss distribution is presented. Measurements confirm the concept for the parasitic influence and design target of 500 kW .


Keywords-DC/DC Converter, Dual Active Bridge, High Power Converter

## I. Introduction

Recent improvements in the power level of Silicon Carbide ( SiC ) semiconductors enable high switching frequencies with higher power capability, even for low voltage MOSFETs. A DC-DC converter topology that particularly benefits from these developments is the Dual Active Bridge (DAB). The wide voltage range, high power density concerning weight and volume and soft switching capability as well as the galvanic isolation recommends the DAB as a promising topology for various applications [1]. In the past, resonant topologies such as the LLC resonant converter were used for higher power applications at low and medium voltage such as shown in [2] for a 300 kW converter. However, drawbacks of this topology are the requirement of additional resonant components (especially high current AC capacitors), the inflexibility in the control and operation with wide DCvoltage range. With the introduction of high-current SiC MOSFET modules, the power level of DABs is increased as well, shown in [3] for a 100 kW DAB. However, various applications such as Solid State Transformer (SST) and battery charging require higher power level for DC-DC converters, with the DAB as a promising candidate [4]. Because of that, the DAB is investigated up to 500 kW .
The basic equivalent circuit diagram of the DAB is shown in Fig. 1. It consists of four half bridges (HB) interconnected by a medium-frequency transformer (MFT). Depending on the setup, an auxiliary inductor in series
to the transformer might be necessary, or the transformer itself with its leakage inductance as well as the connection stray inductance alone is sufficient to provide the stray inductance $L_{\sigma}$. The power flow for the DAB is controlled by changing the phase shifts of these four half bridges. The resulting control parameters are the phase shift angles $\delta_{1}, \delta_{2}$ and $\varphi$ as shown in Fig. 1. This general modulation is called Triple Phase Shift (TPS). The most commonly used TPS modulations are the triangular and trapezoidal modulation [10]. However, more sophisticated modulations schemes can be used to minimize switching losses or overall losses as shown in [5] and [7]. In this paper, only Single Phase Shift (SPS) is used, because the primary and secondary voltage $V_{\mathrm{DC}}$ is always equal. For SPS, the phase shifts within the full bridges (HB1 to HB2 and HB3 to HB4) are equal to zero ( $\delta_{1}=\delta_{2}=0$ ) and the power flow is controlled only by the phase shift $\varphi$ between the primary and secondary side. The transferred power can be calculated according to (1) and (2) [1]. For all considerations in this paper, a transformer transfer ration of $n=1$ is assumed.

$$
\begin{align*}
& P_{\mathrm{out}}=\frac{1}{1 / f_{\mathrm{sw}}} \int_{0}^{1 / f_{\mathrm{sw}}} v_{1}(t) i_{\mathrm{L} \sigma}(t) d t  \tag{1}\\
& P_{\mathrm{out}}=\frac{n V_{\mathrm{DC} 1} V_{\mathrm{DC} 2}}{2 \pi f_{\mathrm{sw}} L_{\sigma}} \cdot \varphi \cdot\left(1-\frac{|\varphi|}{\pi}\right) \tag{2}
\end{align*}
$$

The maximum transmissible power for the DAB in SPS operation can be calculated from (2) and is achieved for $\varphi= \pm \frac{\pi}{2}$.

$$
\begin{equation*}
P_{\mathrm{out}, \max }= \pm \frac{n V_{\mathrm{DC} 1} V_{\mathrm{DC} 2}}{8 f_{\mathrm{sw}} L_{\sigma}} \tag{3}
\end{equation*}
$$

Analyzing equation (3), it can be observed, that the stray inductance of the AC circuit $L_{\sigma}$ is a critical design parameter to achieve high output power level of the DAB. It limits the maximum power throughput for given switching frequency $f_{\mathrm{sw}}$, transformer transfer ratio $n$ and DC voltages $V_{\mathrm{DC}}$.



Fig. 1: Current and voltage waveform for DAB with TPS and equivalent circuit diagram as well as phase shift definitions

## II. Hardware Setup of the DAB

In order to characterize the DAB at high power, the test setup in Fig. 2 has been built. The core of the power electronics is the $1200 \mathrm{~V} / 1200 \mathrm{~A}$ FMF1200DX124A Full-SiC MOSFET half bridge module. The module has an integrated short-circuit detection and protection [6]. The MFT has a ferrite core with a strip winding for low leakage inductance and forced air cooling. The resulting leakage inductance and magnetizing inductance is shown in table I. As shown in (3), the stray inductance is the defining parameter for the maximum peak power of a DAB. By using (3), the maximum inductance to achieve 500 kW can be calculated as:

$$
\begin{equation*}
L_{\sigma, \max }=\frac{n V_{\mathrm{DC} 1, \min } V_{\mathrm{DC} 2, \min }}{8 f_{\mathrm{sw}} P_{\mathrm{out}, \max }} \approx 3.5 \mu \mathrm{H} \tag{4}
\end{equation*}
$$

To avoid power derating at low DC voltages, the AC connection between power electronics and MFT needs to be low inductive. This can be achieved by a laminated


Fig. 2: Dual Active Bridge test setup

TABLE I: Hardware Setup Parameter

| Symbol | Meaning | Value |
| :---: | :---: | :---: |
| DAB parameter |  |  |
| $L_{\sigma, \text { prim }}$ | AC inductance prim | 300 nH |
| $L_{\sigma, \mathrm{sec}}$ | AC inductance sec | 100 nH |
| $V_{1 / 2}$ | In- Output voltage range | $530 \mathrm{~V}-850 \mathrm{~V}$ |
| $f_{\mathrm{sw}}$ | Switching frequency | 20 kHz |
| $P_{\mathrm{out}}$ | Nominal output power | 500 kW |
| $C_{\mathrm{DC}}$ | DC-Link capacitance | 4.6 mF |
| $t_{\mathrm{dt}}$ | Inverter deadtime | 250 ns |
| Transformer parameter |  |  |
| $n$ | Transfer ratio | $1: 1$ |
| $L_{\sigma, \mathrm{T}}$ | Leakage inductance | 200 nH |
| $L_{\mathrm{h}, \mathrm{T}}$ | Magnetizing inductance | $250 \mu \mathrm{H}$ |
| $C_{\mathrm{w} 1 / 2}$ | Winding capacitance | 32.5 nF |
| $C_{\mathrm{c}}$ | Winding capacitance | 10.8 nF |
| Cooling system parameter |  |  |
| $Q_{\mathrm{prim}}$ | Flow rate primary | $7.23 \mathrm{~L} / \mathrm{min}$ |
| $Q_{\mathrm{sec}}$ | Flow rate secondary | $8.2 \mathrm{~L} / \mathrm{min}$ |
| $T_{\mathrm{in}}$ | Inlet temperature | $20^{\circ} \mathrm{C}$ |
|  |  |  |

construction of the AC connection (cf. Fig. 2). However, the skin effect must be taken into account in the design for high currents with high frequencies since the skin depth $\delta$ for the system at 20 kHz is very low as shown in (5) with the conductivity of cooper $\sigma$ and the permeability $\mu$ [12].

$$
\begin{equation*}
\delta=\sqrt{\frac{2}{2 \pi f_{\mathrm{sw}} \mu \sigma}}=0.467 \mathrm{~mm} \tag{5}
\end{equation*}
$$

For the characterization and optimization of the DAB,


Fig. 3: Measurement setup
the loss distribution among different components of the DAB shall be analyzed. Figure 3 shows the proposed measurement setup. The primary and secondary DC-Link are connected, resulting in a circular power flow. Because of that, only the losses of the DAB must be supplied. In this configuration, only a DC voltage conversion ratio of $1: 1$ is possible. In the future a second DAB can be used to achieve different voltages at the primary and secondary DC-Link with a circular power flow. In order to measure the semiconductor losses, a calorimetric measurement system for the primary and secondary side full bridges is implemented. As depicted in Fig. 3, for each cooling plate, water inlet and outlet temperature ( $T_{\text {in }}$ and $T_{\text {out }}$ ) as well as water flow rate $Q$ are measured. Using these values and the heat capacity $c_{\mathrm{p}}$ as well as the density of water $\rho$, the losses a full-bridge dissipates into the water, can be calculated according to (6) [11].

$$
\begin{equation*}
P_{\mathrm{v}, \text { calorimetric }}=\left(T_{\mathrm{out}}-T_{\mathrm{in}}\right) \cdot Q \cdot c_{\mathrm{p}} \cdot \rho \tag{6}
\end{equation*}
$$



Fig. 4: Reference measurement for the calorimetric measurement system

To ensure feasibility and accuracy of the calorimetric measurement setup, reference measurements are performed. A constant DC current is injected in the anti
parallel-diodes of the MOSFETs to generate a constant, easy to measure electrical power loss $P_{\mathrm{v}, \text { electrical }}$ in the power modules. The resulting electrical power is measured using a power analyser and compared to the measured calorimetric power loss $P_{\mathrm{v}, \text { calorimetric }}$. Figure 4 shows the resulting error $\epsilon$ from (7) for two independent measurements.

$$
\begin{equation*}
\epsilon=\left(\frac{P_{\mathrm{v}, \text { electrical }}}{P_{\mathrm{v}, \text { calorimetric }}}-1\right) \cdot 100 \% \tag{7}
\end{equation*}
$$

Accordingly, the error $\epsilon$ is always between $\pm 2 \%$ for a power loss greater then 500 W . This is regarded as sufficiently accurate for the purpose of loss decomposition. The transformer losses are estimated by measuring the overall DAB losses (as described above) and subtracting the power module losses determined by the calorimetric measurement. This holds for the assumption that additional losses (e.g. capacitor losses, bus bar conduction losses etc.) are significantly smaller. If this is not the case, further breakdown is not possible.

## III. Influence of Parasitic Components

For the DAB , the parasitic components within the circuit have a significant impact on the operation and efficiency. Especially for higher nominal power, the stray inductance $L_{\sigma}$ must be sufficiently small (cf. (4)) and therefore does not dominate the behaviour of the DAB anymore. Other parasitics which have an increasing influence at higher output power are the AC resistance $R_{\mathrm{AC}}$, the output capacitance $C_{\mathrm{oss}}$ of the switches, the transformer winding capacitances $C_{\mathrm{w}}$ and, to some extent, the coupling capacitance $C_{\mathrm{C}}$ of the MFT. In contrast to the leakage inductance, these parasitic parameters do not decrease with increasing transfer power or even increase significantly, like the output capacitance $C_{\text {oss }}$ of the semiconductors. By comparing the output capacitance of two different MOSFET modules from the same technology for different power ratings the increase for the parasitic capacitance can


Fig. 5: AC voltage and current for $V_{\mathrm{DC} 1}=V_{\mathrm{DC} 2}=800 \mathrm{~V}$ and $P_{\text {out }}=450 \mathrm{~kW}$
be seen. For the FMF400BX-24B, a 400 A module, the output capacitance is 2.7 nF (at 600 V ) whereas the FMF800DX-24B, a 800 A module from the same generation, has 5.5 nF (at 600 V ). It can be observed that the output capacitance $C_{\text {oss }}$ is approximately doubled with the doubled power rating where the stray inductance $L_{\sigma}$ has to be halved for the same power increase. The mechanisms influenced by different parasitic components relevant for DAB operation are as follows:

- Zero Voltage Switching (ZVS) [7], [8]
- Voltage error of the AC voltages $v_{\mathrm{AC}}$ caused by commutation [8]
- HF oscillations in the AC circuit caused by switching events [9]
- Parasitic voltage drop in the AC circuit


Fig. 6: Resonant ZVS commutation on the primary side of the DAB

## A. Zero Voltage Switching

The ZVS behaviour of the DAB is mainly influenced by $C_{\text {oss }}$ of the switches and the stray inductance $L_{\sigma}$ as shown in [8] and [9]. With higher $C_{\text {oss }}$ the ZVS region is decreased since more energy is necessary to charge and discharge the output capacitances. If $L_{\sigma}$ is small compared to the necessary inductance given in (4), the stored energy is smaller and therefore the AC current in case of a switching event has to be higher for ZVS. This further decreases the ZVS region of the DAB. To calculate the ZVS border, for full ZVS, the resonant commutation circuit in Fig. 6 is formed for a ZVS turn on of the switches T2 and T3. Depending on the amount of switches which are turned on or off at the same time a serial resonant circuit consisting of the MOSFET capacitances $C_{\text {oss }}$ and the stray inductance $L_{\sigma}$ is used. All capacitances, which are part of the commutation process, can be combined in an equivalent capacitance $C_{\text {eq }}$. Since $C_{\text {oss }}$ is highly depended on the Drain-Source voltage an approximation using the total Drain-Source charge might be necessary to model the ZVS behavior of the MOSFETs. By using this approximation the conditions for full ZVS can be calculated using equation (8) [8]. If this condition is not met, the turn on losses are not eliminated. However, this simplified ZVS condition presumes an ideal deadtime to achieve ZVS.

$$
\begin{equation*}
E_{\mathrm{C}}=1 / 2 C_{\mathrm{eq}} V_{\mathrm{DC}}^{2}<E_{\mathrm{L} \sigma}=1 / 2 L_{\sigma} i_{\mathrm{L} \sigma}^{2} \tag{8}
\end{equation*}
$$

## B. Voltage error of the $A C$ voltages caused by commuta-

 tionAnother influence of a low $L_{\sigma}$ is the increasing impact of voltage error caused by commutation. The commutation of power electronic switches is not infinitely fast, but depends on the switching current. Using the equivalent circuit from Fig. 6 the AC voltage $v_{\text {AC }}$ can be calculated for a resonant switching event within the deadtime. The
resulting equation is shown in (9) and describes a resonant oscillations depending mainly on the switching current $i_{\mathrm{L} \sigma, 0}$ and the time constant $\sqrt{\mathrm{L}_{\sigma} C_{\mathrm{eq}}}$. Because of the impact off the switching current, the commutation speed and the voltage error of every switching event can be different and do not compensate for each other over a full period. The difference in voltage for an ideal and a real resonant commutation is shown in Fig. 7 for two different switching currents. It can be observed, that with an increase in switching current the error is decreasing but has still an impact on the AC voltage $v_{\mathrm{AC}}$ and therefore has to be considered.

$$
\begin{align*}
v_{\mathrm{AC} 1 / 2}(t) & =V_{\mathrm{DC} 1 / 2}-\sqrt{\frac{\mathrm{L}_{\sigma}}{C_{\mathrm{eq}}}}\left(i_{\mathrm{L} \sigma, 0} \sin \left(\frac{t}{\sqrt{\mathrm{~L}_{\sigma} C_{\mathrm{eq}}}}\right)\right) \\
& +\left(V_{\mathrm{DC} 1 / 2}-v_{\mathrm{AC} 2 / 1}\right)\left(\cos \left(\frac{t}{\sqrt{\mathrm{~L}_{\sigma} C_{\mathrm{eq}}}}\right)-1\right) \tag{9}
\end{align*}
$$

This effect causes a voltage error at the stray inductance $L_{\sigma}$ which can have a significant impact on the AC current as shown in [8]. In Fig. 5 the phase shift between primary and secondary side is only about 500 ns compared to the deadtime of 250 ns and therefore small deviations in commutation speed of the semiconductor have a significant impact on the resulting current waveform.


Fig. 7: Ideal and real AC voltage $v_{\mathrm{AC}}$ for resonant commutation at $V_{\mathrm{DC} 1}=V_{\mathrm{DC} 2}=800 \mathrm{~V}$ (a) $i_{\mathrm{L} \sigma, 0}=100 \mathrm{~A}$ (b) $i_{\mathrm{L} \sigma, 0}=200 \mathrm{~A}$

## C. HF oscillations

A high transformer winding capacitance can cause high frequency oscillations in the current and the output voltages $v_{\mathrm{AC} 1}$ and $v_{\mathrm{AC} 2}$ of the full bridges and the AC current $i_{\mathrm{L} \sigma}$ as shown in Fig. 5 [9]. These oscillations can cause high losses in the ohmic components of the system and further reduce the efficiency of the DAB. The resulting HF equivalent circuit diagram for the oscillation is shown in Fig. 8. The main parasitic components for this system are the winding capcitances of the transformer $C_{\mathrm{w} 1}$ and $C_{\mathrm{w} 2}$, the stray inductance of the transformer $L_{\sigma}$ and the AC inductances $L_{\mathrm{AC} 1}$ and $L_{\mathrm{AC} 2}$ on the primary and secondary side.

$$
\begin{align*}
& Z_{\mathrm{prim}}=\frac{\left(y_{\mathrm{ph} 2}+y_{22}\right)}{\left(-y_{12}^{2}+y_{11} y_{\mathrm{ph} 2}+y_{11} y_{22}\right)}+\frac{1}{y_{\mathrm{ph} 1}}  \tag{10}\\
& Z_{\mathrm{sec}}=\frac{\left(y_{\mathrm{ph} 1}+y_{11}\right)}{\left(-y_{12}^{2}+y_{22} y_{\mathrm{ph} 1}+y_{22} y_{11}\right)}+\frac{1}{y_{\mathrm{ph} 2}} \tag{11}
\end{align*}
$$

with

$$
\begin{gather*}
y_{\mathrm{ph} 1}=\frac{1}{R_{\mathrm{AC} 1}+j \omega L_{\mathrm{AC} 1}} \\
y_{\mathrm{ph} 2}=\frac{1}{R_{\mathrm{AC} 2}+j \omega L_{\mathrm{AC} 2}} \\
y_{11}=\frac{1}{j \omega L_{\sigma}}+j \omega C_{\mathrm{C}} \\
y_{12}=y_{21}=\frac{1}{j \omega L_{\sigma}}+j \omega\left(C_{\mathrm{C}}-C_{\mathrm{w} 1}\right) \\
y_{22}=\frac{1}{j \omega L_{\sigma}}+j \omega\left(C_{\mathrm{C}}-C_{\mathrm{w} 2}\right) \tag{12}
\end{gather*}
$$

The resulting impedance seen from primary side $Z_{\text {prim }}$ and secondary side $Z_{\text {sec }}$ is shown in (10) and (11) with the zeros showing the resonant frequencies. This resonant circuit has two main resonant frequencies of which the lowest is the most important and is shown in Fig. 9. It can also be observed that the resonance frequency depends on the ratio of $\frac{L_{\mathrm{AC1}}}{L_{\mathrm{AC} 2}}$ and is therefore highly depending on the actual hardware setup as shown in Fig. 10. To some extent this can be used to increase the resonance frequency by changing this ratio. To reduce undesirable oscillations the excitation at the resonance frequencies has to be avoided. A general guideline to reduce the excitation is to increase the first resonance to a higher frequency where the excitation from the semiconductor switching is reduced. A second approach consists of decreasing the $\frac{\mathrm{d} v_{\mathrm{AC}}}{\mathrm{d} t}$ of the AC voltages $v_{\mathrm{AC}, 1 / 2}$ which significantly reduces the excitation of the resonant circuit [9]. One way to achieve this is by using snubber capacitor.


Fig. 8: High frequency equivalent circuit diagram for the AC circuit of the DAB


Fig. 9: Bode diagram of the impedance of the resonant tank seen from primary and secondary side


Fig. 10: First resonance frequency depending on the ratio of $\frac{L_{\mathrm{AC1}}}{L_{\mathrm{AC} 2}}$

## D. Parasitic voltage drop

The final considered parasitic mechanism which has to be considered is the voltage drop in the AC circuit caused by the AC resistance. The AC resistance mainly consists of the on state resistance of the MOSFETs $R_{\text {DSon }}$ and it is generating a voltage drop from the DC-Link to the AC inductance. This results in a decreased voltage $v_{\mathrm{AC} 1}$ and an increased voltage $v_{\mathrm{AC} 2}$ for positive power transfer and vice versa for negative power. This change in the AC voltages is causing a voltage drop over the AC inductance and therefore, intensified by the low value of the AC inductance, an unexpected error in the current as shown in Fig. 5 occurs. In this example the additional AC resistance $R_{\mathrm{AC}}=8 \mathrm{~m} \Omega$ is in the same range as the $R_{\mathrm{DS} \text {,on }}$ of the turned on MOSFETs and therefore cannot be decreased any further. Especially for low AC inductances the difference of the current compared to theoretical analysis cannot be neglected and it is reducing the transferred power as well as the efficiency. Especially if considering triangular modulation with Zero Current Switching (ZCS) the voltage drop is important to consider, since for maximum efficiency in this modulation a switching at exactly zero current is necessary. This is not possible if the deviation in current caused by the voltage
error is not compensated by the modulation scheme.

## IV. Experimental Results

All experimental results were acquired using the presented DAB hardware setup with the parameters given in table I. The voltage ratio between the primary and secondary sides was kept constant at $1: 1$ for all measurements which means that $V_{\mathrm{DC} 1}=V_{\mathrm{DC} 2}$, this results in single phase shift modulation for all operation points shown. The general waveforms for the SPS operation are shown in Fig. 5. The maximum power of 504 kW was achieved with $V_{\mathrm{DC}}=800 \mathrm{~V}$ and an efficiency of $\eta=97.18 \%$. Peak efficiency of the DAB is $\eta=98.24 \%$ at 110 kW and $V_{\mathrm{DC}}=500 \mathrm{~V}$. The resulting efficiencies for different DC voltages $V_{\mathrm{DC}}$ and transferred power can be seen in Fig. 11.


Fig. 11: Efficiency of the DAB for different DC-Link voltages $V_{\mathrm{DC}}$ and conversion ratio of $1: 1$

By comparing the calculated phase shift $\varphi_{\text {calc }}$ acquired by using (1) with the setpoint phase shift $\varphi_{\text {set }}$, which is provided by the control, the impact of commutation can be seen. The result is shown in Fig. 12. It can be seen, that the setpoint phase shift $\varphi_{\text {set }}$ is always lower than the calculated one. This can be explained with the voltage error for the commutation that can be calculated by using (9). Because the ideal formula always expects infinite fast commutation compared to the phase shift time $T_{\varphi}$ an high error in transmitted power can occur if the phase shift is in the same range as the deadtime. This is the case for low inductances as shown in the DAB test bench. Additionally the parasitic voltage drop and the associated decrease in current does change the transferred power compared to the ideal DAB.

In Fig. 13 the setpoint phase shift $\varphi_{\text {set }}$ for different voltages is shown. In Fig. 13 (a) the transfer characteristic is shown. It can be seen that if a certain transfer power is exceeded, a clearly visible step in the transfer characteristic occurs. This point marks the full ZVS border of the primary side. At this point the voltage error caused by commutation is changing drastically because the energy in the inductor is high enough to charge the output


Fig. 12: Calculated phase shift $\varphi$ compared to setpoint phase shift by control


Fig. 13: (a) transferred power (b) switching current over phase shift $\varphi$ with ZVS border
capacitances and the commutation speed does not change drastically anymore. Before this point the commutation has a sinusoidal form and takes much more time [8] (cf. Fig. 7). By comparing the ZVS border for different voltages it can be seen that the ZVS border is increasing in power level with higher voltages. This is expected because the energy in the capacitors $E_{\mathrm{C}}$ is increasing with voltage and as shown in (8) the energy in the inductor $L_{\sigma}$ has to be higher to achieve full ZVS. This can also be seen by comparing the primary side switching currents as shown in Fig. 13 (b). With an increasing DC voltage, higher switching currents are necessary to charge the capacitances. It is important to note that the resulting change in trend of the transfer characteristics is highly depending on the operation point and power flow direction, since the $\frac{d v_{a c}}{d t}$ of the AC voltages depends on the operation point. The same behaviour can be seen in the measured primary side semiconductor losses shown in Fig. 14. The minimum of the overall semiconductor losses is at the border of full ZVS (indicated with the dotted lines). Prior to that point, the losses are decreasing because switching losses are dominant and decreasing with increasing transfer power. After the ZVS border the losses are increasing drastically and are dominated by turn off and conduction losses.

By looking at the secondary side losses the minimum is not so pronounced compared to the primary side. There


Fig. 14: Calorimetric measured losses in primary side semiconductors
are two reasons for that. First of all the switching current is significantly smaller as shown in Fig. 5 which is caused by the parasitic voltage drop. Therefore the ZVS border is achieved at higher output power compared to the primary side. Secondly the ratio between switching losses and conduction losses, at the ZVS border, is not that high compared to the primary side and therefore the secondary side is not so much dominated by the turn off losses. The reason for that is also the lower switching current on the secondary side. This results in the course as seen in Fig. 15. Until full ZVS is achieved the overall power loss is constant with power increase because the conduction losses are increasing with the same rate as the turn on losses are decreased. After the ZVS border is reached the losses are increasing as expected. This results in high power loss on the secondary side for low transferred power and decreased efficiency at light load.


Fig. 15: Calorimetric measured losses in secondary side semiconductors

The additional losses caused by e.g. capacitors, busbar and transformer can be calculated by subtracting the semiconductor losses, acquired with the calorimetric measurement, from the overall losses measured electrically using the formula in (13). The resulting losses are shown in Fig. 16. It can be observed that for low power the losses are increasing with voltage which indicates an significant impact of the high frequency oscillations described earlier. With an increase in voltage the excitation of the resonant circuit is also increasing which results in higher additional losses $P_{\mathrm{v} \text {, additional }}$. With an increase in
transferred power the conduction losses have a growing influence on the losses. Therefore at high power the losses are higher for lower voltages because of the overall higher AC current $i_{\mathrm{L} \sigma}$.

$$
\begin{equation*}
P_{\mathrm{v}, \text { additional }}=P_{\mathrm{v}, \text { electrical }}-P_{\mathrm{v}, \text { calorimetric }} \tag{13}
\end{equation*}
$$



Fig. 16: Additional losses excluding semiconductor losses


Fig. 17: Loss distribution for (a) $V_{\mathrm{DC}}=500 \mathrm{~V}$ (b) $V_{\mathrm{DC}}=$ 800 V

Figure 17 shows the distribution of the losses for $V_{\mathrm{DC}}=500 \mathrm{~V}$ and $V_{\mathrm{DC}}=800 \mathrm{~V}$. It can be seen that the additional losses are increasing with voltage rating and make up a larger proportion of the overall losses. For 500 V the additional losses are equal to the secondary side semiconductor losses at high power but for 800 V the additional losses exceeding the secondary side semiconductor losses by a large margin. The asymmetric power loss between primary and secondary side has to be considered when reaching the maximum power dissipation of the MOSFET modules because it limits the overall power throughput of the DAB even for $V_{\mathrm{DC} 1}=V_{\mathrm{DC} 2}$ operation.

## V. CONCLUSIONS

In this paper a 500 kW Dual Active Bridge with a switching frequency of 20 kHz using 1.2 kV MOSFETs is presented. Important design criteria for a high power DAB are discussed and the influence of parasitic components (mainly the MOSFET output capacitance $C_{\text {oss }}$,

AC resistance $R_{\mathrm{AC}}$ and transformer parasitic capacitances $C_{\mathrm{w}}$ and $C_{\mathrm{C}}$, that specifically appear with low AC inductances necessary for high power transfer ratings, are explained. The influence of the main parasitic effects on the efficiency and operation of the DAB at different DC voltages was investigated by measurement and theoretical assumptions were validated. For that a calorimetric measurement for loss decomposition was presented. It can be observed that the influence of parasitics is decisive for the operation and efficiency of a high power DAB. The DAB prototype has demonstrated a peak power of 504 kW and the maximum efficiency of $\eta=98.24 \%$.

## REFERENCES

[1] R. W. A. A. De Doncker, D. M. Divan and M. H. Kheraluwala, "A three-phase soft-switched high-power-density DC/DC converter for high-power applications," in IEEE Transactions on Industry Applications, vol. 27, no. 1, pp. 63-73, Jan.-Feb. 1991, doi: 10.1109/28.67533.
[2] G. Fortes, P. Ladoux, J. Fabre and D. Flumian, "Characterization of a 300 kW Isolated DCDC Converter using 3.3 kV SiC-MOSFETs," PCIM Europe digital days 2021; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, 2021, pp. 1-8.
[3] R. Haneda and H. Akagi, "Design and Performance of the $850-\mathrm{V}$ $100-\mathrm{kW} 16-\mathrm{kHz}$ Bidirectional Isolated DC-DC Converter Using SiC-MOSFET/SBD H-Bridge Modules," in IEEE Transactions on Power Electronics, vol. 35, no. 10, pp. 10013-10025, Oct. 2020, doi: 10.1109/TPEL.2020.2975256.
[4] J. E. Huber and J. W. Kolar, "Solid-State Transformers: On the Origins and Evolution of Key Concepts," in IEEE Industrial Electronics Magazine, vol. 10, no. 3, pp. 19-28, Sept. 2016, doi: 10.1109/MIE.2016.2588878.
[5] F. Krismer and J. W. Kolar, "Efficiency-Optimized High-Current Dual Active Bridge Converter for Automotive Applications," in IEEE Transactions on Industrial Electronics, vol. 59, no. 7, pp. 2745-2760, July 2012, doi: 10.1109/TIE.2011.2112312.
[6] F. Sommer, N. Soltau, F. Stamer, N. Menger, S. Idaka and M. Hiller, "Mirror Source based Overcurrent and Short Circuit Protection Method for High Power SiC MOSFETs," PCIM Europe digital days 2021; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, 2021, pp. 1-7.
[7] J. Everts, F. Krismer, J. Van den Keybus, J. Driesen and J. W. Kolar, "Optimal ZVS Modulation of Single-Phase Single-Stage Bidirectional DAB AC-DC Converters," in IEEE Transactions on Power Electronics, vol. 29, no. 8, pp. 3954-3970, Aug. 2014, doi: 10.1109/TPEL.2013.2292026.
[8] F. Sommer, N. Menger, T. Merz and M. Hiller, "Accurate Time Domain Zero Voltage Switching Analysis of a Dual Active Bridge with Triple Phase Shift," 2021 23st European Conference on Power Electronics and Applications (EPE '21 ECCE Europe), 2021
[9] B. Cui, P. Xue and X. Jiang, "Elimination of High Frequency Oscillation in Dual Active Bridge Converters by dv/dt Optimization," in IEEE Access, vol. 7, pp. 55554-55564, 2019, doi: 10.1109/ACCESS.2019.2910597.
[10] Schibli, N, "Symmetrical multilevel converters with two quadrant DC-DC feeding," dissertation Ecole polytechnique fédérale de Lausanne, 2000
[11] M. Sverko and S. Krishnamurthy, "Calorimetric loss measurement system for air and water cooled power converters," 2013 15th European Conference on Power Electronics and Applications (EPE), 2013, pp. 1-10, doi: 10.1109/EPE.2013.6634469.
[12] A. M. Clogston, "Reduction of Skin-Effect Losses by the Use of Laminated Conductors," in Proceedings of the IRE, vol. 39, no. 7, pp. 767-782, July 1951, doi: 10.1109/JRPROC.1951.273673.

