Implicit propagation of directly addressed grids in lattice Boltzmann methods

Adrian Kummerländer1,2,3 | Márcio Dorn4 | Martin Frank1,5 | Mathias J. Krause1,2,3

1 Institute of Applied and Numerical Mathematics, Karlsruhe Institute of Technology, Karlsruhe, Germany
2 Institute for Mechanical Process Engineering and Mechanics, Karlsruhe Institute of Technology, Karlsruhe, Germany
3 Lattice Boltzmann Research Group, Karlsruhe Institute of Technology, Karlsruhe, Germany
4 Instituto de Informática, Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil
5 Steinbuch Center for Computing, Karlsruhe Institute of Technology, Eggenstein-Leopoldshafen, Germany

Summary

Lattice Boltzmann methods (LBM) are well suited to highly parallel computational fluid dynamics simulations due to their separability into a perfectly parallel collision step and a propagation step that only communicates within a local neighborhood. The implementation of the propagation step provides constraints for the maximum possible bandwidth-limited performance, memory layout and usage of vector instructions. This article revisits and extends the work on implicit propagation on directly addressed grids started by A-A and its shift-swap-streaming (SSS) formulation by reconsidering them as transformations of the underlying space filling curve. In this work, a new periodic shift (PS) pattern is proposed that imposes minimal restrictions on the implementation of collision operators and utilizes virtual memory mapping to provide consistent performance across a range of targets. Various implementation approaches as well as time dependency and performance anisotropy are discussed. Benchmark results for SSS and PS on SIMD CPUs including Intel Xeon Phi as well as Nvidia GPUs are provided. Finally, the application of PS as the propagation pattern of the open source LBM framework OpenLB is summarized.

KEYWORDS

GPU, HPC, lattice Boltzmann methods, OpenMP, SIMD

1 | INTRODUCTION

Current high performance computation (HPC) setups combine different levels of parallelization and acceleration capabilities into one heterogeneous system. Simulations of transport phenomena using lattice Boltzmann methods (LBM) are a major application for HPC in, for example, process engineering. The lattice Boltzmann (LB) algorithm is commonly separated into a local and thus perfectly parallel collision step and a non-local streaming step, both of which are applied to cells on a regular lattice. These properties render LBM into a simulation method especially suited to extensively parallel execution. The close dependency between data layout, propagation pattern and resulting time to solution resp. performance of LBM-based simulation codes is well established in literature. On a per-computation-node basis, the realization of non-local streaming is an essential aspect of implementations of the LB algorithm. Thus approaches to realizing this part of the algorithm are of particular interest.

While the SWAP pattern yields good performance on CPUs, its inherent sequentiality and non-optimal bandwidth demands render it unsuitable for perfectly parallel streaming on, for example, GPUs as well as vectorization on CPUs. One of the main benefits of the shift-swap-streaming (SSS) pattern is its amenability to automatic vectorization while being perfectly parallel and convenient to implement compared to its A-A formulation. However, utilizing this in the LBM framework OpenLB is impeded by constraints w.r.t. implicitly reverting population locations during write-back.
This led to a reconsideration of approaches to implementing the LBM streaming step with minimal demands on the collision implementation, yielding the results documented by the present work.

We aim to provide a consistent framework for formalizing implicit propagation patterns on directly addressed grids, encompassing both existing patterns and leading to a new Periodic Shift pattern. This framework is introduced in Section 3, following an overview of general LBM performance considerations and established propagation patterns in Section 2. The new pattern is documented by Section 4, including the discussion of implementation approaches in Section 4.1 and performance characteristics compared to SSS in Section 4.2. Detailed bandwidth-related performance benchmarks for both SSS and periodic shift (PS) using the established lid driven cavity case on CPU and GPU targets are provided in Section 5. An application of virtual memory PS for vectorizing the collision loop, speeding up single-core execution by a factor of up to 3.93, as well as the pattern choice in OpenLB is discussed in Section 5.1.1.

2 | LATTICE BOLTZMANN METHODS

Following the separation into local and non-local steps, the streaming step propagates information largely independent of the modeled physics while the specific transport phenomena is captured by the choice of collision operator and equilibrium distribution.

Definition 1 (Collision step). The relaxation of population values \( f_i \) toward a local equilibrium distribution \( f_{eq}^i \) according to a collision operator \( \Omega \)

\[
f_{post}^i(x, t) = \Omega \left( f_i(x, t), f_{eq}^i(x, t) \right)
\]

is referred to as the collision step. This computation maps pre- to post-collision populations \( f_{post}^i \).

A common choice for \( \Omega \) is the BGK operator \(^{14}\) with single relaxation time \( \tau > 0.5 \)

\[
\Omega = f_i(x, t) - \frac{1}{\tau} (f_i(x, t) - f_{eq}^i(x, t)).
\]

that in combination with a formulation of the Maxwell–Boltzmann equilibrium \( f_{eq}^i \) can be shown to converge to solutions of the Navier-Stokes equations.\(^{15}\) The relaxation time \( \tau \) is directly related to the modeled viscosity by \( \nu = \frac{c^2 s}{\tau - \Delta^2 t} \). Other choices for collision operators and equilibrium distributions are possible, providing models for a wide range of transport phenomena.\(^{15}\) In any case, the discretization of the collision operator depends on the choice of discrete velocities. A common set for three-dimensional Navier-Stokes as a target equation is D3Q19.

Definition 2 (D3Q19 velocity set).

\[
\{ \xi \}_{i=0}^{18} = \left\{ \xi \in \{ -1, 0, 1 \}^3 \mid \exists j \in \{ 0, 1, 2 \} : \xi_j = 0 \right\}.
\]

Definition 3 (Streaming step). Communication of post-collision populations to the neighboring cells corresponding to a discrete velocity set

\[
f_i(x + \xi_j, t + \Delta t) = f_{post}^i(x, t).
\]

is called the streaming or propagation step. Algorithms for implementing this non-local operation are referred to as propagation patterns.

All patterns that are discussed in this work apply equally to the streaming of post-collision populations resulting of any collision operator based on discrete velocity stencils. Efficient LB implementations commonly employ fused collide and stream loops that to some degree recombine both steps again. This naturally leads to the notion of implicit propagation taking place while colliding.\(^{16}\)

2.1 | Performance considerations

Matching the LB algorithm’s separation, the resulting throughput of cells delivered by a specific implementation of the algorithm is dependent on the realization of both the collision and the streaming steps. For the purposes of this work we consider the collision as the abstract computation
transforming a set of pre-collision population values into a set of post-collision populations. The propagation step determines the surrounding framework of where these populations are stored in memory, how they are accessed by the collision step and in which way they are propagated to neighboring cells.

While this places most performance considerations on the propagation step, the realization of the collision step into actual arithmetic instructions is also of importance. Specifically, the number of arithmetic instructions resulting from writing out the same abstract collision step into actual executable code may vary greatly between implementations. While the theoretical floating point performance of modern hardware typically exceeds the number of datums that can be delivered to the arithmetic units, there are obviously still upper limits for the computations per time span and additional implementation constraints that make it desirable to minimize the number of floating point operations as far as possible. One approach to this is to utilize common subexpression elimination (CSE) at some stage of compilation. This can be a manual step but lends itself very well to automatic generation from symbolic expressions in a computer algebra system (CAS) as is commonly applied in literature. We follow the automatic approach for the benchmark codes used for this work. Specifically, SymPy is used to generate C++ templates against a generic cell concept than can be instantiated both for GPU kernel functions and using lightweight wrappers around SIMD intrinsics on CPUs.

2.2 Propagation patterns

Propagation patterns may be coarsely grouped into directly or indirectly addressed single- or dual-grid approaches using either a pulling or pushing scheme w.r.t. the collision step. Directly addressed patterns utilize a bijection between spatial and in-memory lattice coordinates. Contrasting this with indirectly addressed patterns, direct addressing allocates memory for all cells in the simulation domain and enables direct access to any cell while indirect addressing maintains a sparse list of cells and their neighborhood relations. In this context, enabling direct access means that access to any cell given its spatially embedded location is possible without querying such intermediary data structures. This property is dropped by indirect addressing in exchange for potentially significantly reduced memory usage in sparse simulation domains. An overview of existing patterns in provided in Table 1.

Dual grid approaches maintain two instances of the simulation lattice in memory which enables a set of straightforward A-B propagation patterns. Such a pattern alternates between two lattices for every timestep, reading the populations from grid A and writing the post-collision values to grid B. Pulling or pushing refers to whether the propagation is performed by pulling the values from the neighbor cells during collision or by pushing the new post-collision values to them. Notably the collide-and-stream step of an A-B pattern is trivially perfectly parallel without any write conflicts and requiring only $2Q$ memory accesses per cell. However its cache utilization is not ideal as the write and read populations take up separate cache entries.

Propagation is more involved when only a single grid is to be used. Correspondingly, most relevant publications are concerning such single-grid patterns. One of the earliest examples for a fused single grid propagation pattern is Lagrangian shift. There, what is referred to as implicit propagation in the present work, was introduced on a different level by considering the populations in the frame of reference where the represented particles are at rest. Specifically, the streaming step is realized by applying a transformation on the spatial cell map on top of the standard representation of multi-dimensional arrays. This contrasts with the present work, where we operate on a lower level by considering transformations of the map between spatial locations and one-dimensional memory locations.

Table 1 Overview of existing propagation patterns.

<table>
<thead>
<tr>
<th>Name</th>
<th>Grid</th>
<th>Addressing</th>
<th>SIMD</th>
<th>Access</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>One</td>
<td>Two</td>
<td>Direct</td>
<td>Indirect</td>
</tr>
<tr>
<td>Unfused</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>A-B&lt;sup&gt;3,12&lt;/sup&gt;</td>
<td>×</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Lagrangian shift&lt;sup&gt;16&lt;/sup&gt;</td>
<td>✓</td>
<td>×</td>
<td>✓</td>
<td>×</td>
</tr>
<tr>
<td>SWAP&lt;sup&gt;10&lt;/sup&gt;</td>
<td>✓</td>
<td>×</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>A-A&lt;sup&gt;12&lt;/sup&gt;</td>
<td>✓</td>
<td>×</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Esoteric twist&lt;sup&gt;21&lt;/sup&gt;</td>
<td>✓</td>
<td>×</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>SSS&lt;sup&gt;11&lt;/sup&gt;</td>
<td>✓</td>
<td>×</td>
<td>✓</td>
<td>✓</td>
</tr>
</tbody>
</table>

<sup>a</sup>SIMD friendly as in possibility of straightforward SIMD on consecutive data.
2.2.1 Data layout

An important consideration that underlies all propagation patterns is which concrete data structure they operate on and more specifically which layout said data structure follows.\textsuperscript{3,8} In the common case, the discrete spatial location of each cell is mapped to one-dimensional memory as a plain multidimensional array. However, as each cell consists of Q individual population values this traditionally gives rise to the Array of Structures (AoS) and Structure of Arrays (SoA) layouts. The former stores stores all Q populations belonging to a single cell location in contiguous structures placed inside of a single array whereas the latter stores the ith populations of all cell locations in a contiguous array, forming a structure of Q arrays. While the locality of per-cell populations in a AoS layout has advantages for unvectorized collision steps,\textsuperscript{3,8} vectorization is straightforward for the SoA layout at the cost of unaligned accesses during propagation.

More complex versions of these basic layouts were previously discussed in literature\textsuperscript{3,8,22} in order to improve data locality and access alignment on certain platforms. The general approach is to divide a SoA layout into cache-fitting and access-aligned blocks that are then processed individually and referred to as for example, a Array of Structure of Arrays (AoSoA) or Clustered Array of Structure of Arrays (CAoSoA).\textsuperscript{8}

2.2.2 SWAP pattern

The SWAP pattern\textsuperscript{10} achieves in-place streaming by introducing sequential ordering of the collision steps in combination with eponymous swapping of the previously processed neighborhood subset. Its memory access pattern is cache-friendly and the number of memory accesses per cell at $3Q - 1$ is lower than a unfused algorithm’s $4Q$ operations in exchange for giving up the parallel nature of the LBM algorithm. This renders the SWAP pattern fundamentally unsuited to both the utilization of vector instructions on CPUs and GPU execution in general.

Figure 1 showcases the reliance of the SWAP pattern on sequential processing of cells in the fused collide-and-stream loop.

2.2.3 A-A pattern

The shortcomings of the SWAP pattern w.r.t. memory bandwidth and more importantly parallelizability are addressed by the A-A pattern.\textsuperscript{12} Instead of requiring a sequential ordering of collision operations, the accessed memory locations are alternated between odd and even timesteps by using two separate versions of each collision kernel. This way both collision and streaming steps are perfectly parallel which is essential when targeting GPUs. The concept of pulling or pushing doesn’t apply to A-A as populations are read from and written back to the same set of memory locations in both kernels. As is illustrated by Figure 2 the even timestep can be considered to only perform an in-place collision step while the odd timestep performs a stream-collide-stream cycle.

While A-A can in principle be used on both indirectly and directly addressed grids it is more suited to the latter due to the need for accessing all neighboring nodes during every second timestep. This issue is addressed by Esoteric Twist\textsuperscript{21} which uses a non-isotropic population access
Figure 2: Stages of the A-A propagation pattern. (A) The even timestep reads pre-collision populations from their canonical locations. (B) Post-collision populations are written back to their canonical locations in reverted order for the even timestep. (C) The odd timestep pulls pre-collision populations from neighboring cells, implicitly performing propagation for the previous timestep. (D) Post-collision populations are pushed to the neighboring cells in reverted order, implicitly performing propagation for the following timestep.

Pattern that distinguishes between pushing and pulling depending on the streaming direction. While not requiring it also introduces the usage of a pointer-based control structure to replace the separate collision operators required by A-A. This approach is employed by the SSS (SSS) pattern which reformulates A-A as a both auto-vectorization-friendly and perfectly parallel pattern for directly addressed grids.

3 Implicit Propagation

The use of regular grids to discretize the simulation domain is a central aspect of LBM performance. In addition to collision operators being uniform for all cells, both local propagation and communication between distributed domains is straightforward. Minimization of the surface between individual subdomains in a packing problem and implementation convenience suggest the use of cuboids as the basic geometry of LBM lattices. In this context a cuboid denotes the finite subset

\[ C := \{x \in \mathbb{Z}^d \mid 0 \leq x_i < c_i \} \subset \mathbb{Z}^d \]

of the positive orthant of \(d\)-dimensional Euclidean space. The vector \(c \in \mathbb{Z}^d_{\geq 0}\) describes the extent that is, the number of cells along each dimension for cuboid \(C\). Note that this describes the lattice used for non-dimensionalized simulations with \(\Delta x = 1\). Storing distinct values for each \(x \in C\) in memory requires a bijection with the set

\[ M := \{0, \ldots, |C| - 1\} \subset \mathbb{Z}, \]

of one-dimensional locations. Bijections \(m_\xi : C \rightarrow M\) are referred to as a discrete space filling curves (SFC).

Definition 4 (Location invariance of neighborhood distances). Let \(x, y \in C\) be a pair of locations in cuboid \(C\). The one-dimensional distance w.r.t. SFC \(m_\xi\) is given by

\[ \delta : C \times C \rightarrow \mathbb{Z}, \quad (x, y) \mapsto m_\xi(x) - m_\xi(y). \]

This distance is called location invariant iff

\[ \forall \xi \in \mathbb{Z}^d \forall x, y \in \{x \in C \mid x + \xi \in C\} : \delta(x, x + \xi) = \delta(y, y + \xi). \]

This invariance of the in-memory distance between all well-defined spatial neighbor locations is the essential property that can be employed for implicit propagation on directly addressed grids. Any curves that satisfy this property enable streaming of populations along their discrete velocity directions by translation of the starting point.

Definition 5 (Implicit propagation). Let \(C\) be a cuboid with memory bijection \(m_\xi\) fulfilling Definition 4, \(\xi \in \mathbb{Z}^d\) a discrete velocity and \(t\) the current time. The memory access function

\[ p_t : \mathbb{Z} \rightarrow \mathbb{R}, \]

...
returns the current population values for all \( x \in m_t(C) \) at time \( t \) and dummy values for \( x \in \mathbb{Z} \setminus m_t(C) \). Propagation from \( x \in C \) at time \( t \) to \( x + \xi \in C \) at time \( t + 1 \) is equivalent to

\[
p_{t+1}(m_t(x + \xi)) = p_t(m_t(x)).
\]

Due to invariance of the neighborhood distance the memory access function \( p_{t+1} \) can be defined as

\[
p_{t+1} : x \mapsto p_t(\tilde{m}_t(x)) \quad \text{where} \quad \tilde{m}_t : x \mapsto m_t(x) + \delta(x, x + \xi),
\]

while being equivalent to propagation along \( \xi \) for all \( x \in \{x \in C | x + \xi \in C\} \). Note that \( p_{t+1} \) is simply a shifted view of the original memory function \( p_t \).

The propagation is thus performed implicitly.

As each of the lattice’s \( q \) populations is identified by a distinct discrete velocity \( \xi, \in \mathbb{Z}^d \), implicit propagation can only be performed if the population data is stored in separate memory arrays. This is commonly referred to as a Structure of Arrays (SoA) memory layout.

The essential difference between propagation patterns that are expressible in terms of this framework, is the specific way by which the indexing shift is performed. An overview of the established A-B and A-A patterns as well as SSS and the novel PS pattern is provided in Table 2.

Using Definition 4 a discrete space filling curve \( m_t \) for arbitrary cuboids \( C \) can be constructed. Starting with \( d = 1 \) the definition of the distance function \( \delta \) can be transformed into a definition of \( m(i) \) for arbitrary \( i \in \mathbb{Z}_{\geq 0} \).

\[
\delta(i, 0) = m(i) - m(0) = m(i) - m(i - 1) + m(i - 1) - m(0) = \delta(i, i - 1) + \delta(i - 1, 0) = \cdots = \sum_{j=1}^{i} \delta(j, j - 1)
\]

\[
\Rightarrow m(i) = \sum_{j=1}^{i} \delta(j, j - 1) + m(0) \Rightarrow m(i) = i\delta + m(0) \quad \delta \equiv \delta(j, j - 1).
\]

Repeating this construction in the \( d \)-dimensional case for each component of \( x \in C \subset \mathbb{Z}^d_{\geq 0} \) yields a family of valid SFC

\[
\delta(x, 0) = m_{x,0}(x) - m_{x,0}(0) = \sum_{i=1}^{d} x_i \delta_i
\]

\[
\equiv m_{x,0}(x) = \sum_{j=1}^{d} x_j \delta_j + m_{x,0}(0).
\]

Choosing \( m_{x,0}(0) = 0 \) and using the ordering

\[
x \geq y \equiv \delta(x, y) \geq 0
\]

\[
x \leq y \equiv \delta(x, y) \leq 0,
\]

which yields

\[
\forall i \exists! j : \delta(i, j) = \delta,
\]
values for \( \delta_i \) can be fixed to select a \( \delta \)-minimal function \( m_c \) from family \( m_{c,i} \):

\[
\delta_i = 1 \land \delta_{i-1} = c_i \delta_i.
\]

Larger values for \( \delta_i \) are possible and enable interleaving of several separate cuboid embeddings in memory when starting with \( \delta_d = m > 1 \). This may provide locality benefits for the coupling of multiple independent lattices. Using \( i = d \) to close the recursion without loss of generality this produces

\[
\delta_i = \prod_{j=1}^{d} c_j.
\]

The bijection resulting from these constants is the Sweep SFC\(^{23}\) which is widely used to represent \( d \)-dimensional arrays in memory.

**Definition 6** (Sweep space filling curve). Let \( C \) be a cuboid of \( |C| = \prod_{i=1}^{d} c_i \) cells. The Sweep space filling curve

\[
m_c : C \rightarrow M, \quad x \mapsto \sum_{i=1}^{d} x_i \prod_{j=i+1}^{d} c_j,
\]

provides a bijection between \( d \)-dimensional cuboid \( C \) and \( 1 \)-dimensional memory indices \( M \). Note that the mapping between spatial dimensions and components \( x_i \) may be permuted without loss of generality.

This discrete SFC provides the foundation for implicit propagation on any directly addressed grids. While SSS and PS explicitly depend on Sweep, the connection is more subtle for the two-grid A-B and one-grid A-A patterns. Both of these can in theory use other SFCs that don’t fulfill Definition 4 for their memory bijection such as for example, a Hilbert curve. However the non-trivial and location-dependent neighborhood distances in such a curve would increase the cost of propagation and render them closer to indirectly addressed patterns.

The A-B pattern can be formulated in terms of implicit propagation by using the Sweep SFC for both grids s.t. the memory bijection \( p_{\delta+1} \) is used for reads and \( p_{\delta} \) is used for writes. This is equivalent to a pull-style A-B pattern. Correspondingly, the A-A pattern can be formulated by using either \( p_{\delta} \) or \( p_{\delta+1} \) for the alternating operators performing reverted writes. If a control-structure is used to encode \( p \), we get the SSS pattern in Listing 1. In this case, as \( m_c(C) \neq m_c(C) \) for \( \xi \neq 0 \) one has to ensure that the underlying memory buffer is valid for indices outside of \( m_c(C) \). Some values for locations not in \( C \) will thus be located in a so-called padding area. It can be observed that this padding area grows with every time step. SSS addresses this by writing the post-collision values in reversed order. This way the direction of the shift reverses every timestep and the padding area is bounded.

ShiftSwapStreaming\( (p_{\delta}) \)

1: // Revert control structure pointers
2: for \( i \in \{1, \ldots, q\} \)
3: \( p_{\delta}[\text{opposite}(i_{\text{pop}})] = p_{\delta}[i_{\text{pop}}] \)
4: // Shift by invariant neighborhood distance \( i(\xi, 0) = m_c(\xi) \) given by discrete velocity
5: for \( i \in \{1, \ldots, q\} \)
6: \( p_{\delta}[i_{\text{pop}}] = p_{\delta}[i_{\text{pop}}] - i(\xi_{\text{pop}}, 0) \)
7: return \( p_{\delta} \)

Listing 1: Formulation of A-A with control structure resp. SSS

### 4 PERIODIC SHIFT PATTERN

The reversed post-collision storage approach taken by SSS is one possibility for bounding the indexing shift. Another option is to wrap the memory bijection \( m_c \) so that \( m_c(C) = m_c(C) \) (cf. Definition 5). This is realized by implementing the population buffers as cyclic or rotatable arrays with shiftable start positions. Differently from Lagrangian shift,\(^{16}\) we apply this transformation on the level of the one-dimensional memory bijection instead of on the level of spatial cell locations, leading to a fully distinct propagation pattern with respect to implementation, memory access, and performance characteristics.

The PS propagation pattern resulting of this approach places minimal demands on the implementation of collision operations. Post-collision populations are written back to their original locations without reverting and the population buffers do not need to take into account any padding areas given suitable cyclic array realizations. Note that due to this usage of in-place collision the concept of pulling versus pushing does not apply to PS. While dropping the reverted stores required by SSS can be an advantage when adapting an existing LBM code, this approach also results in a different memory access pattern that in turn leads to different performance characteristics when compared to SSS.
Propagation by shifting the starting point of cyclic arrays is fully transparent and defuses the collide-and-stream algorithm into its canonical local collide and non-local stream step while preserving the bandwidth advantage. These features are traded for by the comparatively larger difficulty of implementing high-performance cyclic arrays as will be expanded on in Section 4.1.

Figure 3 illustrates how propagation is performed using only rotation of cyclic arrays. Outgoing populations take on the locations of undefined incoming populations after propagation. The lattice populations are well-defined as a whole only after collision and prior to streaming. Only the interior is well-defined after streaming. This is not a problem as these values need to be reconstructed by boundary conditions anyway independently of the specific pattern. It should be noted that the incoming populations at the outer boundary are not equivalent to a periodic boundary condition for the underlying sweep space filling curve.

4.1 | Implementation

In order to realize PS as an implicit propagation step, the Rotate function in Listing 2 must be expressed as some kind of pointer transformation. Explicit propagation would result of actually rotating the population arrays but this would defeat the goal of providing zero memory transfer cost streaming. This section explores various approaches to Rotate, an overview is provided in Table 3.

**FIGURE 3** Propagation without data transfer by population array rotation in PS. (A) Pre-propagation spatial locations of population values. Bold populations are to be streamed into the center cell. (B) Pre-propagation SoA memory locations of population values. Bold rectangle encloses current center cell populations. (C) Post-propagation spatial locations of population values. Dotted populations represent values that were rotated over array boundaries. (D) Post-propagation SoA memory locations of population values. Bold populations were moved into the center rectangle by array rotation.


<table>
<thead>
<tr>
<th>Cyclic array</th>
<th>Padding-less grids</th>
<th>SIMD&lt;sup&gt;a&lt;/sup&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>Modulo</td>
<td>Any</td>
<td>×</td>
</tr>
<tr>
<td>Branching</td>
<td>Any</td>
<td>×</td>
</tr>
<tr>
<td>Base-2 bit modulo</td>
<td>3x ∈ N : volume = 2^x</td>
<td>×</td>
</tr>
<tr>
<td>Virtual address</td>
<td>volume . sizeof(FPT) mod pagesize = 0</td>
<td>✓</td>
</tr>
</tbody>
</table>

<sup>a</sup>w.r.t. straightforward SIMD on consecutive data. More complex approaches (e.g., using `gather` intrinsics) are possible in all cases.

PeriodicShift(p<sub>prev</sub>)

1 // Rotate by invariant neighborhood distance δ(ξ, 0) = m<sub>0</sub>(ξ) given by discrete velocity
2 for iPop ∈ {1, ..., q}
3 p<sub>prev</sub>[iPop] = Rotate (p<sub>0</sub>[iPop], δ(ξ[iPop], 0))
4 return p<sub>prev</sub>

Listing 2: Formulation of PS in terms of a Rotate function

Reflecting the implicit nature, Rotate is provided as a function GetPopulation : \(\text{SHIFT} \times \{0, \ldots, \text{volume} - 1\} \rightarrow \{0, \ldots, \text{volume} - 1\}\) that maps a given shift and fixed cell index set to physical memory indices. The essential implementation question is how to do this as efficiently as possible.

4.1.1 Rotation via explicit index computation

The simplest way of implementing an implicit rotation is to use the shifted cell index modulo the number of cells to compute the memory location

\[
\text{GetPopulation}(\text{shift}, i) := (i + \text{shift}) \mod \text{n_cells}. 
\]

Note that the behavior of the modulo operator for negative dividends differs between languages. For example, in C/C++ the remainder has to be increased by n_cells for \(i + \text{shift} < 0\) to get the correctly rotated memory location. A downside of this approach is that consecutive cell indices do not map to consecutive memory locations in the general case. This prevents the application of most SIMD instructions and forces implementers to either invest more effort than would be necessary in for example, the SSS pattern or to refrain from vectorizing the collision step altogether.

In the same vein, modulo operations can be replaced by branching between two start pointers depending on whether the requested cell index crosses the rotation fold. This branch-based approach in Listing 3 tends to slightly reduce the access overhead on CPUs compared to the direct usage of modulo instructions. Other variants of this branch-based approach might also be of interest depending on the target platform. These include for example, replacing the branch by `comparison-indexed` accesses or maintaining just one start pointer per array and applying the offset using a remainder-dependent mask.

GetPopulation(p<sub>base</sub>, n<sub>cells</sub>, shift, i)

1 // Pre-computing start pointer options
2 if shift ≥ 0
3 remainder = n<sub>cells</sub> - shift - 1
4 p<sub>start</sub> = p<sub>base</sub> + shift
5 p<sub>start</sub> = p<sub>base</sub> - (n<sub>cells</sub> - shift)
6 else
7 remainder = -shift - 1
8 p<sub>start</sub> = p<sub>base</sub> + (n<sub>cells</sub> + shift)
9 p<sub>start</sub> = p<sub>base</sub> + shift
10
11 // Single branch and addition to resolve access
12 if i > remainder
13 return p<sub>start</sub> + i
14 else
15 return p<sub>start</sub> + i

Listing 3: GetPopulation implemented using branching
For completeness, another way of reducing the cost of the modulo operation is to restrict the supported lattice volumes to powers of two. In this case modulo can be replaced by a cheap bit level AND

\[
\text{base}_2(x \mod y) \equiv \text{base}_2(x) \ AND \ \text{base}_2(y - 1) \quad \text{for} \quad y = 2^z.
\]

The obvious downside is that only a very small subset of padding-less cuboid sizes is supported.

### 4.1.2 Rotation via virtual memory address translation

An efficient way of implementing cyclic arrays is by modifying the page table to translate two adjacent virtual address buffers to a single shared physical address buffer. This offers an approach to direct applicability of all SIMD instructions and eliminating the access complexity inherent in explicit index computations. Rotation wrapping is resolved in hardware at address translation time without any additional runtime cost as these translations must be performed in any case. However, memory management at this level is highly OS specific.

The in-memory size of cyclic arrays implemented in this fashion needs to be a multiple of the system-specific page size. Note that the set of valid grid dimensions is a reasonably dense subset of all possible grid dimensions. Adapting existing block decomposition schemes to fit cuboids to the closest valid extend is straightforward. Alternatively the size of the population arrays may also be simply padded to the next multiple of the page size to transparently handle any lattice sizes.

Using the virtual memory approach, propagation is handled only by the memory setup and population pointer shift in Listing 4. All collision operators and boundary conditions are provided a contiguous view of the population arrays.

```c
ConstructPopulationBuffer(fbase, ncells)
1 // shm_open in Unix, cuMemCreate in CUDA
2 fphysical = AllocatePhysicalBuffer(ncells)
3 // mmap in Unix, cuMemAddressReserve in CUDA
4 fbase = AllocateVirtualBuffer(2 * ncells)
5 // mmap in Unix, cuMemMap in CUDA
6 Map VirtualBuffer(fbase, ncells, fphysical)
7 Map VirtualBuffer(fbase + ncells, ncells, fphysical)

Rotate(fbase, fstart, ncells, shift)
1 fstart = fstart + shift
2 // Ensure consecutive access to all cell locations
3 if fstart < fbase
4 fstart = fstart + ncells
5 else if fstart + ncells > fbase + 2 * ncells
6 fstart = fbase + ncells

GetPopulation(fstart, i)
1 // fstart is rotated fbase for all i \in \{0, ncells\}
2 return fstart + i
```

Listing 4: Setup and access of virtual memory PS

When implementing this virtual memory mapping in Unix environments it is important to use shared memory objects allocated via `shm_open` as the physical buffer instead of temporary files—the latter can seem workable but leads to unwanted disk flushing. Directly accessing these shared areas for inter-process propagation on shared memory systems may provide an additional possibility for optimization compared to serialization into MPI messages.

Nvidia GPUs offer low-level access to virtual memory starting CUDA 10.2.24,25 Thus all described approaches to implementing the PS pattern can also be applied there. It should be noted that the GPU page size is commonly larger than on CPUs which further reduces the set of padding-less lattice dimensions. GPU LBM codes commonly spawning one thread per cell17,18 in combination with bandwidth-limited collision leads to the expectation that branching approaches can also be implemented efficiently.

### 4.2 Performance characteristics

The specific implementation of the memory bijection underlying implicit propagation as well as the SFC are an essential determinant of the performance characteristics. In this context isotropy describes the relationship between performance and spatial dimension ratio while time dependency considers performance differences between time steps.
4.2.1  Time dependency

By principle, the memory access functions between two consecutive LB algorithm steps can not be the same when an implicit pattern is used for streaming on a single grid. This means that the performance of implicit propagation patterns is necessarily dependent on the specific time step as different access functions lead to different memory access patterns (e.g., different alignment) that influence the data access speed.

Such a dependency was previously observed for an indirectly addressed A-A pattern\cite{22} where each even step achieves up to twice the performance of the odd step. As the memory access pattern is the same between A-A and SSS, this is also expected for the latter.

In order to confirm this alternating time dependency for SSS and to inspect the per-step performance distribution for the PS pattern, the mean per-step performance is aggregated over 10,000 timesteps of a equilateral cuboid simulation with BGK collision in the interior and bounce back boundary conditions on the frontier. Figures 4 and 5 summarize the per-step performance relative to the mean alongside the per-step root mean square error (RMSE) over the respective periods. The alternating pattern characteristic of A-A is reproduced for SSS in Figure 4 but due to direct addressing it is much less pronounced at approximately 0.985 and 1.015 of the mean performance.

More complex per-step performance characteristics are observed for the PS pattern. Compared to the alternating states in SSS, the PS results follow a varied distribution with outliers down to only 75\% of the mean performance. Consistently repeating 512 step periods can be observed independently of the cuboid size on any double-precision lattice. The distinct performance regressions visible in the histogram are localized every

**Figure 4** Per-step performance for a 128³ lattice using SSS. Consistently alternating ±1.5\% deviation from mean performance is observed on the ZEN CPU (see Table 4).

**Figure 5** Per-step performance for a 128³ lattice using PS. Varied per-step performance fluctuations consistently repeating over a 512 timestep period are observed on the ZEN CPU (see Table 4). (A) Without any pre-shift. Distinctively repeating regressions down to ~75\% of the mean performance are observed every 512 timesteps. (B) Using L1-aware pre-shift. Fluctuations are restricted to between 97\% and 102.5\% of the mean performance by pre-shifting array to reduce L1 cache conflicts.
512 steps exactly. Not by coincidence 512 × size of (double) = 4096 is the page size of the CPU used for these measurements. Due to this, all shifts in double-precision arrays starting at page-aligned addresses will again be aligned every 512 steps irrespectively of the individual shift distances per step. Aligned accesses lead to increased frequency of conflict misses in the cache hierarchy which explains the observed recurring performance degradation.

Most current CPUs utilize a hierarchy of set-associative caches storing entries in lines of some fixed size. Alignment of multiple accesses to the page boundary reduces the number of cache sets available to satisfy these accesses. This in turn increases the number of cache lines that are prematurely evicted, increasing the number of cache misses which decreases performance. Conflict misses may also occur in the translation lookaside buffer (TLB) that is used to cache the results of virtual memory address translation.

While the performance regression caused by such conflict misses does not necessarily impact the observed mean performance, a straightforward workaround is to pre-shift the starting positions of all population arrays by some suitable distance. Choosing such a distance depends on knowledge of the specific cache setup used by the targeted processor.

On all tested CPUs, pre-shifting the population arrays by one cache line each eliminated the performance minima. This way bits 6 to 12 of the start addresses are different between each individual population array causing them to hit different sets of the L1 cache. The resulting pattern on ZEN is visualized in Figure 5B. In order to investigate potential issues with TLB conflicts, an older Intel Haswell CPU providing only 4-way TLB associativity was also tested. There, smaller periodic regressions are still observable for L1-only pre-shifting. Applying additional TLB pre-shifting in address bits 12 to 18 removes these artifacts. In comparison no significant differences between pre-shifting only L1 or both L1 and TLB are observed for ZEN. This matches the full associativity of ZEN’s TLB setup.

4.2.2 Isotropy

In order to investigate the isotropy of implicit propagation patterns, additional properties of the chosen space filling curve $m_c$ need to be introduced.

**Definition 7** (Preferred dimension). Dimension $i$ is called the preferred dimension of a given SFC $m_c$ if any well-defined spatial neighbors along $x_i$ are also neighbors with respect to the memory index. That is,

$$\forall x \in C \exists \forall y \in \{x|x_i \pm 1\} : |\delta(x, y)| = 1 \Rightarrow i \text{ is preferred.}$$

**Definition 8** (Invariant dimension). Dimension $i$ s.t. $m_c \equiv m_c$ for any $\xi \in \mathbb{Z}^3$ with $c_i \neq \xi_i$ and $c_j = \xi_j$ for $j \neq i$ is called an invariant dimension of the SFC $m_c$. For the Sweep SFCs that are considered there is exactly one such dimension.

The preferred dimension of the Sweep SFC as given in Definition 6 is $x_3$ while the invariant dimension is $x_1$. Ignoring interleaved parameterization there are six different versions of the Sweep SFC usable on a directly addressed 3D lattice. In the general case any spatial neighbors along a non-preferred dimension are not neighbors in memory. This lack in isotropy can impact performance in two ways: by changing the locality properties that are important for non-contiguous access patterns and by modifying access alignment per propagation step. This closely relates to the time dependency analysis in the previous section. By definition the extent $\delta(x, y)$ of all individual array shifts is determined by $m_c$. Specifically, the shifts are a function of cuboid size components $c_i$ along all dimensions $i$ that $m_c$ is not invariant in. The preferred non-invariant dimension was found to determine the overall anisotropic shape of the relative performance for both SSS and PS.

This can be seen clearly in Figure 6 which plots the performance of various configurations of $128^3$ cells for the SSS and PS pattern relative to the performance for the equilateral reference $C = x_{12}^3 \{0, \ldots, 127\}$. The measurements were obtained over 100 non-parallelized steps on a minimal simulation domain using a single mask to select a BGK collision step in the interior and bounce back at the frontier. While the equilateral reference results in approximately equal performance (see Section 5.1), the specific anisotropy varies along patterns and preferred dimensions by $\pm 15\%$. Notably, SSS trends to mostly regressed performance while PS provides both negative and positive peaks at larger extents along the preferred dimension. This suggests that pre-shifting could also be applied to tune SSS performance. For PS, the SFC choice should ideally be modified for non-equilateral lattices w.r.t. the ratio of extents and pattern to obtain optimal performance.

From a cache utilization perspective, the ideal case is for accesses to happen in sweeps over all cells following their in-memory sequence. However, using this approach for changes to small lattice subsets would constitute a large overhead of unnecessary cache loads. In this case one could use a ordered list of the specific cell indices to be modified. In this case, the problem with anisotropic SFCs becomes apparent, for example, when processing the boundary conditions for a lid driven cavity or more generally when copying overlap populations to communication buffers. In this case the preferred dimension controls what fraction of accesses is contiguous and which are isolated. Correspondingly, we observed the usage of multiple masks in a single sweep of the entire lattice to be more efficient than list-based approaches.

\[ \text{Equation} \]

\[ \text{Figure} \]

\[ \text{Table} \]
Figure 6: Configurations of $128^3$ cells for different SFCs. Relative performance on lattices of extent $c = (c_1, c_2, 128^3/(c_1c_2))$ for SSS and (pre-shifted) PS on ZEN. For non-equilateral cuboids the performance varies by $\pm 15\%$ relative to the equilateral reference depending on the specific underlying SFC. For SSS, non-equilateral cuboids mostly yield lower performance while for PS performance can be improved significantly by the correct choice of SFC. For example, for preshifted PS the $c = (512, 32, 128)$ case can be flipped from $\sim 85\%$ of the reference performance to $\sim 110\%$ by changing the SFC's preferred dimension. Qualitatively similar results were also observed for other cell counts.
5 | BENCHMARK RESULTS

We compare PS to both SSS\(^{11}\) and SWAP\(^ {10}\). As the actual memory access pattern of SSS is equivalent to A-A, this pattern is implicitly included in the evaluation. All benchmarks were performed using the established lid driven cavity (LDC)\(^ {27,28}\). This is used frequently as a performance benchmark and validation case.\(^ {39,30}\) It is also specifically suited to comparisons of propagation patterns due to the minimal usage of boundary conditions. All tests were performed on a D3Q19 lattice using either single or double precision floating point values.

The bulk fluid is simulated using a plain BGK collision while the walls are modeled using the fullway bounce-back boundary condition with post-collision values

\[ f_{post}^{ij} := f_{pre}^{ij} - \frac{\rho_0}{c_s^2} \xi_j \cdot \mathbf{v}_w \]

The tangentially moving lid is also modeled using fullway bounce-back extended by a moving wall correction\(^ {31}\)

\[ f_{post}^{ij} := f_{pre}^{ij} - 2\rho_0 w_j \xi_j \cdot \mathbf{v}_w \]

for given wall velocity \( \mathbf{v}_w \in \mathbb{R}^3 \) and \( \rho_0 = 1 \). The individual cells of a given simulation cuboid \( C \) are assigned these collision steps as

\[
C_{\text{bulk}} := \{ x \in \mathbb{R}^3 | 1 \leq x_i \leq c_i - 2 \} \\
C_{\text{id}} := \{ x \in C | x_2 = c_2 - 1 \} \\
C_{\text{wall}} := C \setminus (C_{\text{bulk}} \cup C_{\text{id}}).
\]

We primarily focused on comparing PS and SSS for equilateral lid driven cavities w.r.t. to their bandwidth saturation using custom benchmark codes SweepLB\(^ {32}\) for CPU and LiterateLB\(^ {33}\) for GPU benchmarks. Further tests were performed comparing the performance of PS, SWAP and explicitly reverted SSS in the context of OpenLB\(^ {13}\).

CPU reference memory bandwidth was measured with likwid-bench\(^ {34}\) which offers a large set of specialized microbenchmarks. Conversions between the number of millions of lattice updates per second (MLUPs) and memory bandwidth values were confirmed by likwid-perfctr.

In addition a update_19 microbenchmark following\(^ {35}\) was used to determine performance limits with respect to the LBM specific access pattern. This benchmark uses the same SoA layout of a D3Q19 lattice as is used for the simulations but doesn’t perform any streaming and only performs an in-place triad-like computation for each cell.

5.1 | CPU performance

While CPU-based LBM performance is commonly not competitive compared even to desktop-grade GPUs, they are still a central component of any HPC system and an important execution target of many LBM codes.\(^ {13,36,37}\)

Table 4 provides an overview of the different CPUs that were used for the benchmarks. In order to cover a representative selection of hardware setups, each CPU targets a different use case: the ZEN system belongs to the class of higher-end desktop CPUs, SKL is a member of Intel’s widespread HPC processor series and KNL is a non-conventional bandwidth-focused CPU. Notably both Intel CPUs support SIMD-widths up to 512 bits while ZEN is limited to 256 bit vectors.

Highlighting the level 3 cache sizes as one important difference between the test systems, Table 5 summarizes both the total and bandwidth-related performance for LDC sizes between \( 32^3 \) and the maximum tested cache-fitting value. Interestingly, SKL yields the best total mean performance while having both the lowest number of cores and the smallest cache size. While this must be qualified by the correspondingly smaller selection of samples, SKL also saturates the cache bandwidth better than ZEN and provides significantly higher worst-case results than KNL.

While ZEN provides good bandwidth saturation for larger problems, the comparably low value thereof restricts its competitiveness to smaller problems. This should not be taken as a general issue but rather as an common downside of desktop-grade CPUs. ZEN’s total performance on cache-fitting problems is close to both other test CPUs and performance on the server-grade AMD EPYC version of ZEN can be expected to be significantly better.

The cache bandwidth utilization of only \( \sim 0.12 \) on ZEN is mitigated to some degree by its large L3 cache of 64 MiB leading it to provide the best cell throughput for problem sizes in the vicinity of the performance intersection of SKL and KNL. The likely explanation for the comparably lower utilization is the more developed SIMD support on Intel.

Table 4: Overview of the different CPUs that were used for the benchmarks. In order to cover a representative selection of hardware setups, each CPU targets a different use case: the ZEN system belongs to the class of higher-end desktop CPUs, SKL is a member of Intel’s widespread HPC processor series and KNL is a non-conventional bandwidth-focused CPU. Notably both Intel CPUs support SIMD-widths up to 512 bits while ZEN is limited to 256 bit vectors.

<table>
<thead>
<tr>
<th>CPU</th>
<th>Type</th>
<th>Vendor</th>
<th>SIMD-width</th>
<th>Cores</th>
<th>L3 Cache</th>
<th>Performance (MLUPs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ZEN</td>
<td>Desktop</td>
<td>AMD</td>
<td>256</td>
<td>1</td>
<td>64 MiB</td>
<td>( \sim 0.12 )</td>
</tr>
<tr>
<td>SKL</td>
<td>HPC</td>
<td>Intel</td>
<td>512</td>
<td>16</td>
<td>256 MiB</td>
<td>( \sim 0.5 )</td>
</tr>
<tr>
<td>KNL</td>
<td>Bandwidth-focused</td>
<td>Intel</td>
<td>512</td>
<td>48</td>
<td>64 MiB</td>
<td>( \sim 0.7 )</td>
</tr>
</tbody>
</table>
### Table 4: Specifications of the CPUs used for the pattern benchmarks.

<table>
<thead>
<tr>
<th>Name</th>
<th>ZEN</th>
<th>SKL</th>
<th>KNL</th>
</tr>
</thead>
<tbody>
<tr>
<td>Manufacturer</td>
<td>AMD</td>
<td>Intel</td>
<td>Intel</td>
</tr>
<tr>
<td>Processor</td>
<td>Threadripper 2990WX</td>
<td>Xeon Platinum 8151(^d)</td>
<td>Xeon Phi 7250</td>
</tr>
<tr>
<td>Architecture</td>
<td>ZEN+</td>
<td>Skylake SP</td>
<td>Knights landing</td>
</tr>
<tr>
<td>Cores</td>
<td>32</td>
<td>12</td>
<td>68</td>
</tr>
<tr>
<td>SIMD ISA</td>
<td>AVX2</td>
<td>AVX2, AVX-512</td>
<td>AVX2, AVX-512</td>
</tr>
<tr>
<td>L1 (KiB)</td>
<td>32 × 96</td>
<td>12 × 64</td>
<td>68 × 64</td>
</tr>
<tr>
<td>L2 (MiB)</td>
<td>32 × 0.5</td>
<td>12 × 1</td>
<td>34 × 1</td>
</tr>
<tr>
<td>L3 (MiB)</td>
<td>8 × 8</td>
<td>24.75</td>
<td>16 GiB(^d)</td>
</tr>
<tr>
<td>Compiler</td>
<td>GCC 10.2(^c)</td>
<td>GCC 9.3.0(^c)</td>
<td>ICC 19.1.0.166(^d)</td>
</tr>
<tr>
<td>Accessed via</td>
<td>Local workstation</td>
<td>Amazon EC2</td>
<td>DUG McCloud</td>
</tr>
<tr>
<td>Memory bandwidth</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>update(^e) (GB/s)</td>
<td>60.2</td>
<td>101.4</td>
<td>365.1</td>
</tr>
<tr>
<td>update(_19) (GB/s)</td>
<td>58.1</td>
<td>99.7</td>
<td>316.9</td>
</tr>
<tr>
<td>LBM bandwidth(^f)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>update (MLUPs)</td>
<td>198</td>
<td>334</td>
<td>1201</td>
</tr>
<tr>
<td>update(_19) (MLUPs)</td>
<td>191</td>
<td>328</td>
<td>1042</td>
</tr>
</tbody>
</table>

\(^a\)Custom Xeon Skylake SP of an Amazon EC2 z1d.metal instance.

\(^b\)Xeon Phi offers 16 GiB of high-bandwidth on-die memory usable in a L3-like fashion.

\(^c\)Using flags "-O3 -march=native -mtune=native -mavx2 -mavx512f -mavx512dq".

\(^d\)Using flags "-O3 -w -ipo -axMIC-AVX512, CORE-AVX2".

\(^e\)AVX2/AVX-512 vector update microbenchmark provided by likwid_bench.

\(^f\)Number of MLUPs when using double precision FPT that is, bandwidth/ (2 × 19 × 8 × 1e6).

### Table 5: Double-precision CPU results for cache-fitting problems.

<table>
<thead>
<tr>
<th>Description</th>
<th>ZEN</th>
<th>SKL</th>
<th>KNL</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>SSS</td>
<td>PS</td>
<td>SSS</td>
</tr>
<tr>
<td>Min (MLUPs)</td>
<td>512</td>
<td>534</td>
<td>655</td>
</tr>
<tr>
<td>Max (MLUPs)</td>
<td>832</td>
<td>831</td>
<td>912</td>
</tr>
<tr>
<td>Avg (MLUPs)</td>
<td>720</td>
<td>720</td>
<td>813</td>
</tr>
<tr>
<td>Bandwidth saturation w.r.t. update(_avx)(512)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Min</td>
<td>0.09</td>
<td>0.09</td>
<td>0.13</td>
</tr>
<tr>
<td>Max</td>
<td>0.24</td>
<td>0.22</td>
<td>0.55</td>
</tr>
<tr>
<td>Avg</td>
<td>0.12</td>
<td>0.12</td>
<td>0.30</td>
</tr>
<tr>
<td>Bandwidth saturation w.r.t. update(_19)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Min</td>
<td>0.32</td>
<td>0.33</td>
<td>0.35</td>
</tr>
<tr>
<td>Max</td>
<td>0.50</td>
<td>0.51</td>
<td>0.61</td>
</tr>
<tr>
<td>Avg</td>
<td>0.37</td>
<td>0.37</td>
<td>0.44</td>
</tr>
</tbody>
</table>

Note: w.r.t. lattice sizes between 32\(^2\) and #bytes(L3)/(19 × 8). On KNL up to the maximum sampled size of 264\(^2\) due to using HBM in transparent cache mode.
FIGURE 7 Performance for SSS and PS on KNL using 136 threads. (A) Performance is compared for choices of precision and SIMD width for the 256\(^3\)-resolved cavity case. Both the switch from double to single and from 256 to 512 bit vectors lead to two-fold performance improvements. PS performs better than SSS by between 5% and 12%. (B) Overview of pattern specific total and bandwidth relative performance using AVX-512 for a range of double-precision cavity resolutions. The PS advantage observed in (A) extends to all resolutions and shows comparably reduced fluctuations between similar resolutions.

FIGURE 8 Comparison of AVX2 and AVX-512 using PS on SKL. Comparison of total performance for double-precision cavities on SKL using all 12 threads via OpenMP. AVX-512 yields a large speedup of around \(\sim\)40% for cache-fitting problems (cache size in number of cells marked by vertical dashed line). The advantage compared to AVX2 continuously reduces to \(\sim\)5% for larger problems due to memory bandwidth saturation.

The choice between AVX2 and AVX-512 improves the performance for small cache-fitting lattice sizes on SKL by a factor of \(\sim\)1.5 as depicted for PS in Figure 8. However no two fold speedup as can be achieved on KNL in Figure 7 is observed there and the effect diminishes for larger lattice sizes. This is only to some degree observed on KNL due to its 16 GiB of on-die high-bandwidth memory acting as a L3 analogue. This suggests that AVX-512 provides primarily a computational and not a memory access advantage. Furthermore, the benchmarked LB implementation is only bandwidth-bound for problem sizes beyond the cache capacity.

While providing the best mean cache saturation w.r.t. both reference measurements, KNL underperforms for sizes fitting in the L3 cache on SKL and ZEN. For these sizes, KNL yields the lowest measured total cell throughput and bandwidth utilization relative to update_avx512. This relationship inverts for the saturation relative to update_19 suggesting that independent of the propagation pattern the data layout and parallelization scheme is not an ideal fit to KNL and needs to be adapted to fully utilize the hardware. This is supported by the observation that different from ZEN and SKL, reference bandwidths obtained using the ISA-specific update_avx microbenchmarks on KNL are significantly higher than the ones obtained using the lattice-like access pattern in update_19. The small per-core problem size due to the high number of threads is also a possible factor for KNL’s underperformance alongside the generally lower peak bandwidth.

Focusing now on a wider spectrum of problem sizes, Table 6(a) and (b) provide an overview of the results for the subset of sample sizes larger than 128\(^3\) resp. all samples. There, benefits of KNL’s high bandwidth are observable and result in the highest measured number of MLUPs and a threefold improvement of the mean performance for problems beyond cache effects on SKL and ZEN.

Despite the different memory access space covered by both tested patterns, the achieved total mean performance is approximately the same on both ZEN and SKL and reasonably close on KNL. The average performance for cache-fitting problems on SKL in Figure 9A is larger for PS by
Table 6. Overview of double-precision CPU results.

<table>
<thead>
<tr>
<th>Description</th>
<th>ZEN</th>
<th>SKL</th>
<th>KNL</th>
</tr>
</thead>
<tbody>
<tr>
<td>Min (MLUPs)</td>
<td>164</td>
<td>307</td>
<td>864</td>
</tr>
<tr>
<td>Max (MLUPs)</td>
<td>168</td>
<td>329</td>
<td>971</td>
</tr>
<tr>
<td>Ave (MLUPs)</td>
<td>166</td>
<td>314</td>
<td>940</td>
</tr>
</tbody>
</table>

Bandwidth saturation w.r.t. update_avx(512)

| Min | 0.89 | 0.97 | 0.74 |
| Max | 0.91 | 0.99 | 0.82 |

FIGURE 9 Double-precision performance for SSS and PS on SKL and ZEN. (A) SKL with 12 threads and AVX-512; (B) ZEN with 32 threads and AVX2.

around 7% (58 MLUPs) but this does not extend to larger problems and even inverts slightly, yielding nearly equal mean values when considering all tested problem sizes.

On ZEN, the SSS pattern can be observed to provide better performance at the cache-size boundary in Figure 9B preceded by approximately equal results and followed by a slight but consistently reproduced advantage of ~1% (2 MLUPs) for PS. It should be repeated at this point that access alignment was observed to be an important factor on ZEN as an initial version of the benchmark code produced only half the performance when not explicitly aligning the SSS population buffer. This is implicitly guaranteed for PS when using the virtual memory approach.

Different from SKL and ZEN results, a consistent 50 MLUPs advantage for PS across most sample sizes was observed on KNL. This translates into a ~8% increase of the mean bandwidth saturation and the only observed CPU result exceeding 1000 MLUPs.

Concluding this section, our performance evaluations show good, mostly bandwidth-limited performance for both SSS and PS across all test CPUs. Further discussion of the pattern choice will be provided in Section 5.1.1. The similar results despite different access patterns can be argued as support for the concept of utilizing implicit propagation based on the SFC neighborhood characteristics. On all tested CPUs the virtual memory system is performance transparent to the degree that wrapping accesses into a cyclic array in PS provides performance parity to the reverted...
stores in SSS. As the per-collision view of the lattice w.r.t. to SIMD instructions is identical between both patterns, arguments for considering SSS as auto-vectorization friendly apply equally to PS. Finally, an overview of total bandwidth-related PS performance on all tested CPUs is provided in Figure 10.

5.1.1 Application to OpenLB

The open source LBM framework OpenLB used the SWAP pattern up until version 1.3r1. Starting with version 1.4 it relies on PS with a branching control structure. This section documents this important step in OpenLB’s development and explores an approach to enabling vectorization of the collision loop. This is in turn led to significantly improved CPU-based performance in addition to providing groundwork for supporting GPU targets in OpenLB’s parallelization concept.

As the branching PS pattern in OpenLB 1.4 is based on a comprehensive revamp of the framework’s core data structures, it is straightforward to modify this latest release to use an adapted SSS pattern with explicit revert. Implementing the canonical version—where the revert is performed implicitly while committing the post-collision values—poses a challenge due to how collisions are modeled in OpenLB. Specifically there is no straightforward way of distinguishing between cell writes and reads which prevents the implicit revert during write back. This obstacle motivated the initial exploration of an alternative that is formalized as the PS pattern by the present work.

Figure 11A plots the single thread speedup of non-SIMD branching PS and explicit SSS in OpenLB 1.4 relative to the SWAP pattern in OpenLB 1.3. As cell accesses in both versions are performed via an interface class the difference in performance w.r.t. the previous release is given largely due to the change in data structure from AoS to SoA and the newly optimal per-cell bandwidth of $2Q$ instead of $3Q - 1$.

Figure 11B plots the single thread speedup of non-SIMD branching PS and explicit SSS in OpenLB 1.4 relative to the SWAP pattern in OpenLB 1.3. As cell accesses in both versions are performed via an interface class the difference in performance w.r.t. the previous release is given largely due to the change in data structure from AoS to SoA and the newly optimal per-cell bandwidth of $2Q$ instead of $3Q - 1$.

5.1.2 Evaluation of branchless PS

Although the PS reference code is mostly branchless, some branches are still necessary to control the loop structure. For this reason, a branchless version of PS is considered. This yields up to 10% speedup compared to the original branchless code (Figure 11B).

Vectorized virtual memory PS in OpenLB 1.5 yields up to three-fold improvements compared to branching PS in 1.4 for cache-fitting problems. Peaks at 90% bandwidth saturation compared to full saturation for the reference implementation.
**Table 7** Comparison of OpenLB performance aspects on SKL.

<table>
<thead>
<tr>
<th>Description</th>
<th>1.4</th>
<th>Dev</th>
<th>PS ref</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single-core speedup w.r.t. 1.3 (SWAP)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Min</td>
<td>1.20</td>
<td>3.11</td>
<td>-</td>
</tr>
<tr>
<td>Max</td>
<td>1.46</td>
<td>3.98</td>
<td>-</td>
</tr>
<tr>
<td>Avg</td>
<td>1.36</td>
<td>3.58</td>
<td>-</td>
</tr>
<tr>
<td>Single-core speedup float/double</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Min</td>
<td>0.87</td>
<td>1.36</td>
<td>1.76</td>
</tr>
<tr>
<td>Max</td>
<td>1.04</td>
<td>1.92</td>
<td>2.34</td>
</tr>
<tr>
<td>Avg</td>
<td>0.99</td>
<td>1.71</td>
<td>2.06</td>
</tr>
<tr>
<td>Single-core speedup AVX-512/AVX2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Min</td>
<td>-</td>
<td>1.11</td>
<td>1.26</td>
</tr>
<tr>
<td>Max</td>
<td>-</td>
<td>1.39</td>
<td>1.62</td>
</tr>
<tr>
<td>Avg</td>
<td>-</td>
<td>1.24</td>
<td>1.40</td>
</tr>
<tr>
<td>Speedup float/double (OpenMP)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Min</td>
<td>0.86</td>
<td>0.97</td>
<td>1.34</td>
</tr>
<tr>
<td>Max</td>
<td>1.10</td>
<td>2.30</td>
<td>3.73</td>
</tr>
<tr>
<td>Avg</td>
<td>0.99</td>
<td>1.84</td>
<td>2.35</td>
</tr>
<tr>
<td>Double-precision performance (OpenMP)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Min [MLUPs]</td>
<td>185</td>
<td>302</td>
<td>327</td>
</tr>
<tr>
<td>Max [MLUPs]</td>
<td>254</td>
<td>517</td>
<td>956</td>
</tr>
<tr>
<td>Avg [MLUPs]</td>
<td>232</td>
<td>384</td>
<td>566</td>
</tr>
<tr>
<td>128^3 [MLUPs]</td>
<td>250</td>
<td>302</td>
<td>327</td>
</tr>
</tbody>
</table>

Despite each cell’s populations being explicitly reverted immediately after applying the collision step—at a time where the data is likely to reside in the cache—the memory operations produced by calling `Cell::revert` reduce the mean speedup from PS’s 36% to 20% for explicit SSS.

In order to utilize vectorization, the virtual memory approach to PS was implemented. Existing CSE-optimized operators were adapted to accept a generic cell concept and instantiated with intrinsic wrappers. Finally, the collision loop was turned into a masked sweep similar to for example, Walberla.36

Table 7 provides an overview of the speedups obtained for the choices of floating point precision and SIMD ISA as well as compared to OpenLB 1.3, that is, the last version prior to starting the optimization efforts. One particular aspect worth highlighting here is that as a side effect of vectorization the switch from double to single precision values yields a speedup of ∼1.71 whereas no previous release was able to obtain a advantage from this significant reduction of bandwidth requirements. However the unclear underlying issue is not resolved completely as is evident in the OpenMP results where the minimum observed speedup due to choosing single precision in the prototype is below 1 and the mean speedup still falls below the reference’s mean speedup of 2.35. The multi-threaded performance evolution between OpenLB 1.3 and 1.5 (dev) is further summarized in Figure 11.

5.2 GPU performance

Table 8 summarizes the basic characteristics for the three target GPUs. As floating point performance on GPUs has historically been optimized for single-precision values and bandwidth-saturating double-precision capabilities are still mostly restricted to HPC-focused GPGPUS, all benchmarks are performed for both precisions.

CUDA was chosen as the environment instead of a portable option such as OpenCL for its single source approach and broad C++ support enabling direct sharing of most templatized LB specific codes.

Table 9 provides an overview of obtained performance metrics using both single and double precision values. All three tested patterns produce good mean bandwidth saturations around 0.9 when using single-precision and peaking at full saturation for some samples. As no satisfactory
### Table 8: Specifications of the GPUs used for the pattern benchmarks.

<table>
<thead>
<tr>
<th>Name</th>
<th>RTX</th>
<th>V100</th>
<th>A100</th>
</tr>
</thead>
<tbody>
<tr>
<td>GPU</td>
<td>GeForce RTX 2070</td>
<td>Tesla V100</td>
<td>A100</td>
</tr>
<tr>
<td>Architecture</td>
<td>Turing</td>
<td>Volta</td>
<td>Ampere</td>
</tr>
<tr>
<td>Cores</td>
<td>2304</td>
<td>5120</td>
<td>6912</td>
</tr>
<tr>
<td>Memory (GiB)</td>
<td>8</td>
<td>16</td>
<td>40</td>
</tr>
<tr>
<td>CUDA</td>
<td>11.2</td>
<td>11.2</td>
<td>11.2</td>
</tr>
<tr>
<td>Accessed via</td>
<td>Local Workstation</td>
<td>OVHcloud</td>
<td>HoreKa</td>
</tr>
</tbody>
</table>

Memory bandwidth (max. for problem sizes between $128^3$ and $320^3$)

- **triad** (GB/s) 400.3, 826.8, 1332.6
- **update_19** (GB/s) 386.2, 799.2, 1292.2
- **LBM bandwidth**
  - **triad** (MLUPS) 2634, 5439, 8767
  - **update_19** (MLUPS) 2541, 5258, 8501

*Using the CUDA triad implementation provided by BabelStream.*

*Number of MLUPS when using single precision FPT that is, bandwidth/($2 \times 19 + 4 \times 1e6$).*

### Table 9: Overview of GPU performance results.

<table>
<thead>
<tr>
<th>Description</th>
<th>RTX</th>
<th>V100</th>
<th>A100</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>SSS</td>
<td>Branch</td>
<td>vmem</td>
</tr>
<tr>
<td>Single-precision</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Min (MLUPS) 1877</td>
<td>0.56</td>
<td>0.59</td>
<td>0.52</td>
</tr>
<tr>
<td>Max (MLUPS) 3356</td>
<td>0.99</td>
<td>1.00</td>
<td>1.00</td>
</tr>
<tr>
<td>Avg (MLUPS) 2453</td>
<td>0.97</td>
<td>0.97</td>
<td>0.97</td>
</tr>
<tr>
<td>Single-precision bandwidth saturation w.r.t. update_19</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Min</td>
<td>0.44</td>
<td>0.44</td>
<td>0.43</td>
</tr>
<tr>
<td>Max</td>
<td>0.56</td>
<td>0.56</td>
<td>0.55</td>
</tr>
<tr>
<td>Avg</td>
<td>0.51</td>
<td>0.51</td>
<td>0.51</td>
</tr>
<tr>
<td>Double-precision</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Min (MLUPS) 545</td>
<td>0.44</td>
<td>0.44</td>
<td>0.43</td>
</tr>
<tr>
<td>Max (MLUPS) 641</td>
<td>0.56</td>
<td>0.56</td>
<td>0.55</td>
</tr>
<tr>
<td>Avg (MLUPS) 631</td>
<td>0.51</td>
<td>0.51</td>
<td>0.51</td>
</tr>
</tbody>
</table>
equivalent to Likwid\textsuperscript{34} for detailed reference bandwidth measurements could be found for GPU targets, per-size bandwidths were only measured using the same case also used for CPU benchmarks (again similar to the approach in Reference \textsuperscript{35}).

As expected, double-precision benchmarks only yielded satisfactory bandwidth relative performance on V100 and A100 whereas only a mean utilization of 0.51 was obtained on RTX. Notably, the throughput for small single-precision problems on RTX and A100 exceeded the results achieved by larger problem sizes due to cache effects. While a comparable peak for small problems was also observed on V100 it did not exceed the other results there.

Surveying all GPU results in Figure 12, no single pattern was observed to provide a consistent advantage over all samples when considering the approximately equal mean bandwidth utilizations and very similar total mean performance of SSS and the two PS variants. As a special case when considering only small cache-sensitive problem sizes on V100, SSS consistently provided the best performance by a margin up to 600 MLUPS. A similar difference was observed on A100 but not on RTX. SSS was observed to produce a larger spread of results for larger sample sizes with some significant lower outliers on RTX and V100, likely caused by alignment problems that are masked by the larger access pattern space of PS.

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{figure12.png}
\caption{Performance survey of SSS and PS on different GPUs. (A) Single-precision on RTX; (B) single-precision on V100; (C) single-precision on A100; (D) double-precision on RTX; (E) double-precision on V100; (F) double-precision on A100. Total performance of the cavity case depending on propagation pattern and precision over all tested GPUs using the LiterateLB\textsuperscript{33} benchmark code. Ignoring the subpar double-precision capabilities of the consumer RTX GPU in (D), all bandwidth relative results settle between 0.9 and full saturation for larger problems. SSS tends to yield better performance for smaller problems while virtual memory PS has the highest consistency between resolutions. Results are also summarized in Table 9 and were incorporated into OpenLB 1.5.\textsuperscript{31}}
\end{figure}
TABLE 10 GPU results for problems larger than $128^3$ on A100.

<table>
<thead>
<tr>
<th>Description</th>
<th>SSS</th>
<th>PS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Min (MLUPs)</td>
<td>Max (MLUPs)</td>
</tr>
<tr>
<td>Single-precision performance</td>
<td>7589</td>
<td>7698</td>
</tr>
<tr>
<td>Single-precision bandwidth saturation</td>
<td>0.91</td>
<td>0.92</td>
</tr>
<tr>
<td>Double-precision performance</td>
<td>4156</td>
<td>4123</td>
</tr>
<tr>
<td>Double-precision bandwidth saturation</td>
<td>0.95</td>
<td>0.95</td>
</tr>
</tbody>
</table>

Masking the SSS advantage for smaller lattice sizes by considering only larger non-cache impacted problems on A100 in Table 10, we observe very similar performance across all patterns and samples—exceeding 0.9 saturation and peaking at 0.99 for branching PS. Qualitatively similar characteristics are also observed for RTX and V100.

Summarizing all GPU benchmarks, the best results are provided by SSS resp. branching PS for both floating point precisions. A clear SSS advantage for small problem sizes can be observed. Virtual memory PS is only competitive for larger problems but provides a lower predisposition to size-dependent fluctuations. Such fluctuations where performance changes significantly between adjacent resolution samples are most frequent on SSS.

As low-level access to virtual memory on GPUs is a comparably new feature and the set of mapping functions is not yet on par with the functionality on CPUs (e.g., a separate physical buffer needs to be allocated for each population array instead of using offset mapping into a single shared buffer as on CPUs), improvements of virtual memory PS performance can be expected for the future. Furthermore, as the subpar results for small problem sizes are of limited relevance for practical applications, virtual memory PS's minimal demands on collision implementation as well as consistent performance between problem sizes render it into a viable pattern choice on GPUs.

Finally—similarly to CPUs—the pattern choice for practically relevant problem sizes depends primarily on the specific implementation context rather than performance considerations. All considered patterns were found to yield satisfactory bandwidth-relative performance close to and exceeding 0.9. GPU-specific fine tuning of for example, block sizes and pre-shifting can be expected to enable further improvements.

6 CONCLUSION

Implicit propagation of directly addressed grids in LBM was considered in terms of SFC transformations utilizing the spatial invariance of neighborhood distances. Detailed descriptions of SSS and PS within this framework were formulated. A range of approaches to the efficient cyclic array rotations in PS were explored. Cyclic buffers relying on in-hardware virtual address translation were identified as a promising foundation for implementing PS on both SIMD CPUs and GPUs.
The performance of both patterns was evaluated w.r.t. to spatial isotropy and per-step time dependency. Relative performance anisotropy was found to be less pronounced for PS. A relationship between cuboid extent ratio, preferred dimension of the SFC and resulting performance was established. Per-step evaluation reproduced the expected alternating pattern for SSS due to it sharing the memory access pattern of A-A on directly addressed grids. A more complex pattern of time dependent performance was observed for PS and tied to the specific cache architecture of the targeted CPU. Cache aware pre-shifting was successfully explored as a possible mitigation.

Both patterns were implemented in lid driven cavity benchmark cases—utilizing adapted versions of existing SIMD CPU and CUDA GPU codes—for evaluation on a range of CPU and GPU targets. Both the total and bandwidth-related performance on Intel and AMD CPUs as well as different Nvidia GPUs was measured for a wide range of cavity sizes. Bandwidth-related results between 0.8 and full saturation were observed and the advantage of higher cache bandwidths was utilized.

While underperforming for small problems that benefit from cache-effects on ZEN and SKL, KNL’s high bandwidth memory was translated into mean and maximum cell throughput values of 852 resp. 1017 MLUPs for PS utilizing AVX-512.

Both patterns consistently delivered mean bandwidth saturations exceeding 0.9 when using single precision on RTX, V100 and A100. For double-precision this was only realized on V100 and A100 due to computation constraints.

While SSS produced significantly better performance for small problem sizes on V100/A100 and a consistent performance advantage for PS was observed on Xeon Phi, no single pattern was identified as superior in the general case. Both patterns were found to be bandwidth bound in most cases.

6.1 Application to OpenLB

The branching version of the PS pattern that is used by OpenLB 1.4 was documented. The choice between SSS and PS in the specific implementation context of OpenLB was discussed and evaluated w.r.t. the previously utilized SWAP pattern.

Single core speedups up to 3.93 with a mean of 3.58 compared to SWAP in OpenLB 1.3 were obtained by adding vectorized PS to OpenLB 1.4. Previously unavailable performance potential due to the larger cell throughput ceiling w.r.t. single-precision populations was utilized, yielding average single core speedups of 1.71. The same applied to cache-fitting problem sizes, yielding two-fold improvements compared to the main memory limited performance.

Performance for OpenMP-based parallel simulation of problems beyond the scope of cache effects was found to approach saturation at 0.9 of Likwid reference measurements, approaching the throughput of the optimized reference implementation.

All discussed improvements w.r.t. vectorized collision steps on CPUs and virtual memory PS on GPUs have since been integrated into the latest release OpenLB 1.5.

ACKNOWLEDGMENTS

This work was financed in part by Coordenação de Aperfeiçoamento de Pessoal de Nível Superior CAPES PROBRAL (88881.198766/2018-01), Finance Code 001—Brazil, and was financed in part by Alexander von Humboldt-Stiftung (AvH) (BRA 1190826 HFST CAPES-P)—Germany.

A100 benchmark simulations were performed on the HoreKa supercomputer funded by the Ministry of Science, Research and the Arts Baden-Württemberg and by the Federal Ministry of Education and Research.

We thank Curtin University and DUG for supporting this work by providing access to an Intel Xeon Phi system. Open Access funding enabled and organized by Projekt DEAL.

CONFLICT OF INTEREST STATEMENT

All authors declare that they have no conflicts of interest with respect to the present publication.

DATA AVAILABILITY STATEMENT

All codes used to obtain the results presented in this publication are available as open source. This specifically refers to reference benchmark codes LiterateLB and SweepLB as well as OpenLB releases 1.3, 1.4, and 1.5.

ORCID

Adrian Kummerländer https://orcid.org/0000-0003-4392-0045
Márcio Dorn https://orcid.org/0000-0001-8534-3480

REFERENCES


How to cite this article: Kummerländer A, Dorn M, Frank M, Krause MJ. Implicit propagation of directly addressed grids in lattice Boltzmann methods. Concurrency Computat Pract Exper. 2023:e7509. doi: 10.1002/cpe.7509