

A Fully Inkjet-Printed Unipolar Metal Oxide Memristor for Nonvolatile Memory in Printed Electronics

Hongrong Hu¹, Alexander Scholz¹, Yan Liu, Yushu Tang, Gabriel Cadilha Marques¹,
and Jasmin Aghassi-Hagmann¹, *Member, IEEE*

Abstract—Memristors are an interesting novel class of devices for memory and beyond von Neumann computing. Besides classical CMOS technology, memristors can also be manufactured by additive printing techniques and hold great potential for printable neuromorphic circuits and memories. In this work, we report a fully inkjet-printed unipolar metal oxide memristor with a low forming voltage. The memristor is based on a sandwich-like Ag/ZnO/Ag structure. The device exhibits excellent performance parameters, such as high cycle-to-cycle and device-to-device uniformity and a long retention time of $\geq 10^4$ s. Furthermore, the inkjet-printed memristor shows an exceptionally high $R_{\text{OFF}}/R_{\text{ON}}$ ratio of 10^7 over 100 pulsed switching cycles.

Index Terms—Inkjet-printing, memristor, nonvolatile memory, printed electronics (PEs), unipolar.

I. INTRODUCTION

MEMRISTORS show promising properties for next-generation nonvolatile data storage and beyond von Neumann computing applications [1], [2], [3], [4]. For memristor applications, unipolar switching devices, where resistive switching can be achieved with a single polarity, are advantageous, as they require less external peripheral circuitry than their bipolar counterparts when integrated into crossbars [5]. Furthermore, they can be cointegrated into 1D1R structures to increase the device density in crossbar architectures [5], [6], [7]. Metal oxides, which possess advantages

like low cost, environmental/thermal stability, and excellent electronic transport properties, are commonly utilized in the fabrication of thin-film transistors [8], [9]. This class of materials including TiO_2 [10], HfO_2 [11], TaO_x [12], WO_x [13], MgO [14], and ZnO [15] are also used as the active layer of memristors. Among these metal oxide materials, zinc oxide (ZnO) has attracted enormous interest as an active layer in a memristor due to its advantageous properties, such as transparency [15], tunability of electrical properties [16], and feasibility of solution processing [17].

Most investigated metal oxide-based memristors are fabricated using classical thin-film fabrication methods, such as atomic layer deposition, sputtering, or photolithographic techniques [11], [12], [13], [14], [18], [19], which allow for high-quality thin films, however, at increased cost and equipment overhead. Inkjet-printing allows for the precise, on-demand, low-cost, decentralized, and sustainable fabrication of electronic devices and circuits at minimum material waste in an additive manner, which circumvents subtractive etching processes for frontend and backend integration entirely [20], [21]. In recent years, printing technology is employed to fabricate electronic devices and interconnects, which enable novel applications in the field of printable low-cost electronics, large-area sensing, and wearables [22]. To advance printed electronics (PE)-based applications, feasible solutions for lightweight data storage and basic near-sensor data processing are required. Next to printed thin-film transistors, printed memristors can provide an alternative path to be used in these circuits. Currently, most printed metal oxide memristors are presented using hybrid fabrication methods incorporating classical sputtering or deposition techniques, especially for electrodes [17], [23], [24], [25]. High-performance, fully inkjet-printed memristors are scarcely reported. This includes devices that utilize spin-on-glass [26], [27] and TiO_2 as active layer [28]. On the other hand, almost all reported printed metal oxide memristors are introduced as bipolar resistive switching type [17], [23], [25], [28], [29], [30]. Furthermore, performance-relevant parameters such as endurance under pulsed voltage and the device variability are often not reported for solution-processed or printed devices [3].

In this work, we report a fully inkjet-printed unipolar-switching metal oxide memristor. The device is electrically characterized and shows excellent performance characteristics,

Manuscript received 7 February 2023; revised 6 April 2023; accepted 12 April 2023. Date of publication 5 May 2023; date of current version 25 May 2023. This work was supported in part by the Deutsche Forschungsgemeinschaft (DFG, German Research Foundation) through Germany's Excellent Strategy (Excellent Cluster "3D Matter Made to Order") under Grant 2082/1-390761711 and in part by the Helmholtz Gemeinschaft under the research program Materials Systems Engineering (MSE). The work of Hongrong Hu was supported by the Carl Zeiss Foundation. The work of Yan Liu, Gabriel Cadilha Marques, and Jasmin Aghassi-Hagmann was supported by the Germany's Excellent Strategy (Excellent Cluster "3D Matter Made to Order"). The work of Alexander Scholz was supported by the BMBF Project SensIC. The review of this article was arranged by Editor J. F. Conley. (Hongrong Hu and Alexander Scholz contributed equally to this work.) (Corresponding author: Hongrong Hu.)

The authors are with the Institute of Nanotechnology, Karlsruhe Institute of Technology, 76344 Eggenstein-Leopoldshafen, Germany (e-mail: hongrong.hu@kit.edu; alexander.scholz2@kit.edu; jasmin.aghassi@kit.edu).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TED.2023.3269405>.

Digital Object Identifier 10.1109/TED.2023.3269405




Fig. 1. Top view and microscopic image of the fully inkjet-printed Ag/ZnO/Ag memristor and schematic cross section of the device with corresponding SEM cross-sectional micrograph.

such as exceptionally high R_{OFF}/R_{ON} ratio, high retention, high cycle-to-cycle and device-to-device uniformity, and low forming voltage. Furthermore, we discuss the conduction mechanisms of the device, which exhibits Schottky emission and trap-controlled space charge-limited conduction (TCSCLC) in the high-resistance state (HRS). In the low-resistance state (LRS), the device shows Ohmic conduction.

II. DEVICE STRUCTURE AND FABRICATION

The reported device consists of a ZnO active layer and silver (Ag) bottom electrode (BE) and top electrode (TE) (see the schematic top view in Fig. 1). A silver nanoparticle ink is chosen as the active electrode material. The fast diffusion properties of silver render it an ideal candidate in electrochemical metallization (ECM)-type memristors [3].

For inkjet printing, a drop-on-demand inkjet printer (DMP2381, Fujifilm) is used. Initially, the BE is inkjet printed onto a glass substrate, which is previously cleaned by ultrasonication for 20 min in a mixture of acetone and isopropanol (ratio of 1:1). The ink used for printing the electrodes is a commercially available silver nanoparticle dispersion (Silverjet DGP, Sigma Aldrich). After printing the silver ink, a heating treatment of 100 °C over 1 h is required to eliminate residual solvent. An aqueous zinc nitrate-based salt precursor solution (0.1 M $Zn(NO_3)_2 \cdot 6H_2O$) is inkjet-printed onto the Ag-based BE. After printing the precursor solution, the sample is annealed at 400 °C under argon (Ar) atmosphere for 2 h. Finally, the TE is inkjet-printed onto the transparent ZnO layer perpendicular to the BE. The upper part of Fig. 1 shows a schematic and an optical image of the fabricated memristor. The effective area of the fully inkjet-printed device is ca. $150 \times 150 \mu m$ and is formed at the cross-point of the TE and BE. The sandwich-like structure of the device




Fig. 2. Analysis of the Ag and ZnO thin films using SEM and AFM. For the Ag TE and the ZnO SEM surface micrographs, dense films can be observed. The surface roughness values R_q obtained from AFM measurements are shown in the small table. The Ag TE and BE values differ, as the BE is also subject to the temperature annealing process required for ZnO thin-film formation.

is illustrated with a cross-sectional schematic in the bottom part of Fig. 1, along with scanning electron microscopy (SEM) (FEI strata 400 S) micrographs, which show the morphology and thickness of each inkjet-printed layer. The TE and BE have a thickness of ≈ 100 nm, and the ZnO layer is ≈ 500 -nm-thick. At the top Ag/ZnO interface, the focused ion beam cut inflicted damage in the form of holes is visible, which is a common effect. The undamaged top Ag electrode surface morphology can be seen in the upper part of the image, where a dense Ag nanoparticle-based thin film can be observed. Furthermore, we investigate the inkjet-printed thin-film surface properties as shown in Fig. 2. Scanning electron microscopy micrographs show the dense Ag and ZnO thin-film surfaces, where they are undamaged. For surface roughness investigation, the root mean square roughness (R_q) values of the Ag and ZnO layers are obtained with atomic force microscopy (AFM) (Dimension Icon, Bruker) in the tapping mode over a scanning area of $1 \times 1 \mu m$ and the results are analyzed by the open-source software Gwyddion [31]. For the Ag electrodes, we compare the TE and BE surfaces. The Ag BE is also subject to the annealing step, which is required to form the ZnO layer. The obtained roughness value for the Ag TE is $R_q = 22.21$ nm, the ZnO has an $R_q = 1.39$ nm, and the Ag BE surface roughness is $R_q = 15.27$ nm. The nanoparticle-based Ag thin films show an expected increased R_q , when compared to the precursor-formed ZnO thin film. For the Ag BE, the roughness values are reduced due to the annealing for ZnO thin-film formation, which leads to the agglomeration of Ag nanoparticles into bigger clusters and hence a denser film. The obtained value for the ZnO is comparable with reported values from dc magnetron sputtered ZnO thin films [32].

III. RESULTS AND DISCUSSION

For electrical characterization, a semiconductor parameter analyzer (4200A SCS, Keithley) is used. The samples are connected to the semiconductor parameter analyzer through a probe station (MPS150, Cascade). For all following measurements, the BE is grounded, while the corresponding voltage is applied to the TE. The current-voltage (I - V) characteristics of the developed memristor are primarily examined by voltage sweeps with a fixed sweeping rate




Fig. 3. I - V curves over sweeping cycles (forming/SET/RESET). The 10th, 30th, and 50th cycles are shown. The red lines correspond to the SET processes, while the blue lines show the RESET processes. (a) I - V curves in the linear scale. (b) I - V curves shown on the semilogarithmic scale.

of 0.01 V/step. All measurements are performed at room temperature and under ambient conditions.

The voltage sweep, which induces the first resistive switching process in a pristine device, is labeled as forming and initially switches the device from the high-resistive state (HRS) to the low-resistive state (LRS). In the case of the reported memristor, the forming process is achieved by a voltage sweep from 0 to 3 V. The observed current increases sharply and reaches the compliance current (CC) of 0.8 mA at ≈ 1.5 V (see the black curve in Fig. 3). After the forming process, the resistive state of the device can be repeatedly switched from LRS to HRS (also referred to as RESET) and from HRS to LRS (also referred to as SET). After the forming process, the device is RESET and SET over $50 \times$ by voltage sweeps. The corresponding I - V curves of the 10th, 30th, and 50th cycles are visualized in Fig. 3. The SET process is achieved through a voltage sweep ($0 \rightarrow 2 \rightarrow 0$ V) with a CC of 0.8 mA and the I - V characteristics are depicted by the red curves in Fig. 3. For the RESET process, the voltage sweep spans over a smaller positive voltage range ($0 \rightarrow 1 \rightarrow 0$ V) without CC. The obtained I - V curves for the RESET process are visualized as blue lines in Fig. 3. The device exhibits a typical unipolar resistive switching behavior, where the SET and RESET processes are achieved with identical voltage polarity. The sudden increase and decrease in the current at SET and RESET, which are observed from the




Fig. 4. (a) SET and RESET voltage distribution of the device over all 50 RS cycles. (b) LRS and HRS distribution of one device over 50 RS cycles. (c) Box plot of forming, SET, and RESET voltages measured from 10 different devices. (d) Cumulative probability of HRS and LRS read from 10 different devices.

I - V characteristics in Fig. 3, imply the formation and rupture of conducting filaments within the active layer of the device. The filament rupture in the RESET process is probably due to Joule heating [33]. Based on the electrical device behavior, it can be classified as the ECM-type memristor [34].

The voltages extracted over 50 RESET and SET cycles are plotted in a histogram [Fig. 4(a)]. The RESET voltages exhibit a mean value of $\bar{x} = 0.38$ V with a standard deviation of $s = 0.13$ V. The SET voltages show a mean value of $\bar{x} = 1.52$ V with a standard deviation of $s = 0.27$ V. The distributions of the SET and RESET voltage levels indicate an overall low operation voltage and small temporal variation, which are crucial parameters for further application development. The cumulative probabilities of the device resistance at LRS and HRS, which are measured after SET and RESET using a small read voltage pulse of 0.01 V, are plotted in Fig. 4(b). For both resistive states, the variation over continuous cycling remains uniform and stable.

To examine the spatial variation, ten devices from the same batch are electrically characterized under identical conditions. The voltages required for forming, SET, and RESET of ten memristors are plotted in Fig. 4(c) as a box plot. The low forming voltage characteristics of the fully inkjet-printed memristor are shown among different devices through the small discrepancy between forming and SET voltages in Fig. 4(c). The resistances of the ten studied devices under HRS and LRS are plotted in Fig. 4(d) in the form of cumulative probability over the resistance. Both LRS (at around $10^2 \Omega$) and HRS (mostly distributed between $10^8 \Omega$ and $10^9 \Omega$) of




Fig. 5. (a) Endurance performance of the device stimulated by the pulsed voltage. The inset in (a) is the pulsed voltage waveform. (b) Retention performance of the device at HRS and LRS over 10^4 s.

different devices distributed in a narrow range proving a good device-to-device reproducibility in terms of resistive states.

To investigate the dynamic resistive switching (RS) behavior of the device, voltage pulses are applied to SET and RESET the device. The corresponding waveform is depicted in Fig. 5(a). The pulsewidth used for SET and RESET is 0.2 s. To SET the device, a 2-V pulse is used with a CC of 0.8 mA. For the RESET process, an 1-V pulse is applied without CC. After each applied voltage pulse and the corresponding RS, the resistance of the memristor is read with a small voltage pulse of 0.1 V over 0.2 s. The SET and RESET pulses are alternately applied to the device. The RS results are plotted in Fig. 5(a), which shows the resistance evolution of HRS (blue solid triangles) and LRS (red solid circles) over each RS cycle. The fully inkjet-printed memristor is successfully switched between HRS and LRS for $100\times$ and exhibits a large R_{OFF}/R_{ON} ratio of 10^7 .

To investigate the retention, the device is set to a defined resistance state (LRS and HRS) and read out at one resistive state over an extended time period. For each resistive state, the resistance is read with a small voltage pulse with a width of 0.2 s and a height of 0.01 V every 200 s over 10^4 s at room temperature. Both HRS and LRS remain extremely stable over the full time scale with a huge R_{OFF}/R_{ON} ratio of 10^7 as visualized in Fig. 5(b). Furthermore, there is no detectable degradation of any resistive state at the end of the experimental time period. This indicates the excellent retention performance of the device [35].

In the following, we investigate the origin of the resistive switching within the device. One method is to compare the conduction mechanisms, which dominate at the LRS and HRS of the device, respectively [38]. Therefore, the obtained I - V curve of one SET process is plotted on a double-logarithmic




Fig. 6. Analysis of the conduction mechanism. (a) Double-logarithmic I - V curve of the SET process. The inset in (a) visualizes Schottky emission, by plotting \sqrt{V} over the logarithmic current (yellow curve fit). The blue lines show the conduction slopes at HRS and show trap-controlled space charge-limited current conduction behavior. In the LRS, the red line is the fit of the device slope, which is 1 and reflects Ohmic conduction. (b) Schematic illustration of the conduction mechanism at HRS (left-hand side) and LRS (right-hand side).

scale in Fig. 6(a). By applying a linear fit to the I - V curves of the device at HRS, different slopes are obtained over different voltage regions, which are highlighted as blue lines with their corresponding slope values in Fig. 6(a). The slopes increase from 1.04 over 2.07 and to 10.87, as the applied voltage at the TE increases from 0.1 to 1.6 V, at which the resistive switching happens. The increasing slopes over increasing voltages are in good agreement with trap-controlled space charge-limited conduction (TCSCCL) [39]. In TCSCCL, the current conduction behaves in three different ways, when subject to different voltage regions [39]. For TCSCCL, in the low-voltage region, Ohmic conduction occurs, where $I \propto V$. At medium-voltage levels, the trap-unfilled SCLC corresponds to Child's square law, with $I \propto V^2$. When further increasing the voltage, the conduction is related to the trap-filled SCLC, with a current proportional to a higher order of voltage ($I \propto V^n$, with $n \geq 2$) [38]. This matches with the reported slopes as shown in Fig. 6(a). However, the observed I - V characteristics in HRS at a very low voltage of <0.1 V do not correlate with TCSCCL. Therefore, the conduction mechanism in this region needs to be discussed separately. As the inset

TABLE I

PERFORMANCE COMPARISON WITH OTHER DIGITALLY PRINTED METAL OXIDE MEMRISTORS. NOT DEFINED = "N.D." *NOT FULLY DIGITALLY PRINTED. †ENDURANCE REPORTED THROUGH I - V SWEEPING. CROSS-POINT = "CP," COMMON-BOTTOM = "CB" DEVICE ARCHITECTURE

Material stack	Printing method	Device architecture	Device area	Max. processing temperature (°C)	Switching behavior	R_{off}/R_{on}	Retention (s)	Endurance (Pulse cycles)	Device-to-device uniformity reported	Reference	Year
Ag/ZnSnO ₃ /ITO	EHD*	CB	2mm × 100μm	130	Bipolar	300	1.2 × 10 ⁴	200 [†]	yes	[36]	2016
Ag/HfO ₂ /Au	Inkjet*	CB	320μm × 320μm	240	Bipolar	10 ³	n.d.	128 [†]	no	[23]	2017
Ag/AlO _x /ITO	Inkjet*	CB	250μm × 250μm	150	Bipolar	50	10 ⁵	100 [†]	yes	[25]	2021
Ag/ZnO/Au	Inkjet*	CP	50μm × 50μm	400	Bipolar	10 ⁷	10 ⁴	5 × 10 ²	yes	[17]	2021
Ag/Cr-N-doped TiO ₂ /Ag	EHD*	CP	n.d.	110	Bipolar	2.5 × 10 ³	5 × 10 ³	5 × 10 ²⁺	no	[30]	2022
PEDOT:PSS/ZnO/PEDOT:PSS	Inkjet	CP	200μm × 200μm	80	Bipolar	5	10 ⁵	10 ⁴	no	[37]	2022
Ag/ZnO/Ag	Inkjet	CP	150μm × 150μm	400	Unipolar	10 ⁷	10 ⁴	100	yes	This work	2023

in Fig. 6(a) depicts, the current–voltage dependence shows a good linear fit, when plotting \sqrt{V} over the logarithmic current, which indicates Schottky emission between the metal and metal oxide layer [40]. The Schottky emission, which occurs at a low electrical field in the device, can be attributed to a small Schottky barrier, which is formed between the tip of Ag conducting filaments and ZnO. The transition of the conductance mechanism in HRS is explained in the cross-sectional schematic of the device at HRS in Fig. 6(b). Here, the conducting Ag filaments in the ZnO layer are ruptured, when the device is in HRS. As the applied voltage at the TE increases gradually, the thermally activated charge carriers from the tip of the Ag CF will be activated over the Schottky barrier, which is formed between Ag CF and ZnO. This allows electrons to enter the conduction band of ZnO, which results in Schottky emission-like conduction behavior in the very low-voltage region of the device. However, due to the unknown distance between both parts of the CF within the ZnO layer, the electric field cannot be predicted properly, which makes estimations about the conduction mechanism in this region challenging and requires additional work in the future [41]. As the applied voltage increases, the free charge carriers in ZnO are activated and lead to Ohmic conduction. With a continuous increase of the applied voltage, more charge carriers are injected into the ZnO layer from the tip of the Ag CF, which partly fills the traps in the ZnO thin film. At this stage, the conduction behavior obeys Child’s law. When the voltage at the TE is further increased, more charge carriers, which originate from the Ag CF, continuously fill the traps in the ZnO and lead to an exponential increase in current, respectively. At the LRS, a highly conductive Ag-based path in the ZnO layer, which bridges the TE and BE [see right schematic illustration in Fig. 6(b)], is formed. In this case, the device is supposed to exhibit Ohmic conduction with high conductivity. This behavior is well reflected in our fully inkjet-printed memristor with a slope of 1.00 as shown in Fig. 6(a).

In Table I, we compare the key device performance parameters of several reported digitally printed metal oxide memristors using inkjet and electrohydrodynamic (EHD) printing, with the reported device in this work. Next to the material stacks, the printing method, device architecture, device area, the highest required temperature processing step, type of switching behavior, and report on device-to-device uniformity are included. Regarding the device architecture, we compare cross-point (CP) and common-bottom (CB) memristor device architectures. Cross-point devices can be

integrated into crossbar circuits, which is not directly feasible for CB-fabricated devices. We also include the endurance cycles in Table I based on pulse voltage investigations, which are often not reported on printed devices but reflect real application development capabilities more closely, than endurance, which is obtained by I - V curve investigations [42]. The presented device is the only fully digitally printed, unipolar resistive switching memristor, whereas all other reported works are showing a bipolar switching mechanism. Furthermore, the developed device excels with its very high, reproducible R_{OFF}/R_{ON} ratio, which was obtained in the endurance and retention tests and shown in the device-to-device uniformity results. Very recently, valence change memory-based fully-inkjet memristors were reported, which show an increased endurance in comparison to the presented device, at the cost of a low R_{OFF}/R_{ON} ratio of 5, which makes the distinction between HRS and LRS challenging. Currently, an annealing temperature for ZnO active layer formation of 400 °C is used in our reported device. In the future, a reduction in processing temperature for the metal oxide thin film could be achieved using photonic curing methods [25], [43] and other metal oxide storage layer materials.

IV. CONCLUSION

In summary, we reported a fully inkjet-printed unipolar metal oxide memristor based on a three-layer Ag/ZnO/Ag structure. The device is electrically characterized by quasi-static I - V measurements and voltage pulse measurements showing excellent performance parameters, such as low forming voltage, high cycle-to-cycle and device-to-device uniformity, and stable retention time of $\geq 10^4$ seconds. In addition, the inkjet-printed memristor displays an exceptionally high R_{OFF}/R_{ON} ratio of 10^7 over 100 pulsed switching cycles. Furthermore, we studied the conduction behavior of the device over both resistance states. At HRS, the devices exhibit Schottky emission in the low-voltage region and trap-controlled space charge limited current conduction at increasing applied voltage. At its LRS, the device shows Ohmic conduction. The reported fully inkjet-printed device could potentially serve as a future element for data storage and basic near-sensor data processing in PE applications.

ACKNOWLEDGMENT

The authors thank the Karlsruhe Nano Micro Facility (KNMF), a Helmholtz Research Infrastructure at Karlsruhe

Institute of Technology (KIT), for support and access to FIB facilities.

REFERENCES

- [1] N. Wald, E. Amrani, A. Drori, and S. Kvatinsky, "Logic with unipolar memristors—circuits and design methodology," in *Proc. IFIP/IEEE Int. Conf. Very Large Scale Integr.-Syst. Chip*. Cham, Switzerland: Springer, Sep. 2016, pp. 24–40, doi: [10.1007/978-3-319-67104-82](https://doi.org/10.1007/978-3-319-67104-82).
- [2] Y. S. Kim, M. W. Son, and K. M. Kim, "Memristive stateful logic for edge Boolean computers," *Adv. Intell. Syst.*, vol. 3, no. 7, Jul. 2021, Art. no. 2000278, doi: [10.1002/aisy.202000278](https://doi.org/10.1002/aisy.202000278).
- [3] E. Carlos, R. Branquinho, R. Martins, A. Kiazadeh, and E. Fortunato, "Recent progress in solution-based metal oxide resistive switching devices," *Adv. Mater.*, vol. 33, no. 7, Feb. 2021, Art. no. 2004328, doi: [10.1002/adma.202004328](https://doi.org/10.1002/adma.202004328).
- [4] M. Lanza et al., "Memristive technologies for data storage, computation, encryption, and radio-frequency communication," *Science*, vol. 376, no. 6597, Jun. 2022, Art. no. eabj9979, doi: [10.1126/science.abj9979](https://doi.org/10.1126/science.abj9979).
- [5] L. Xu et al., "Nonvolatile memristor as a new platform for non-von Neumann computing," in *Proc. 14th IEEE Int. Conf. Solid-State Integr. Circuit Technol. (ICSICT)*, Oct. 2018, pp. 1–4, doi: [10.1109/ICSICT.2018.8565029](https://doi.org/10.1109/ICSICT.2018.8565029).
- [6] S. C. Chae et al., "Random circuit breaker network model for unipolar resistance switching," *Adv. Mater.*, vol. 20, no. 6, pp. 1154–1159, Mar. 2008, doi: [10.1002/adma.200702024](https://doi.org/10.1002/adma.200702024).
- [7] H. Li et al., "Memristive crossbar arrays for storage and computing applications," *Adv. Intell. Syst.*, vol. 3, no. 9, Sep. 2021, Art. no. 2100017, doi: [10.1002/aisy.202100017](https://doi.org/10.1002/aisy.202100017).
- [8] M. Divya, J. R. Pradhan, S. S. Priyadarsini, and S. Dasgupta, "High operation frequency and strain tolerance of fully printed oxide thin film transistors and circuits on PET substrates," *Small*, vol. 18, no. 32, Aug. 2022, Art. no. 2202891, doi: [10.1002/sml.202202891](https://doi.org/10.1002/sml.202202891).
- [9] E. Fortunato, P. Barquinha, and R. Martins, "Oxide semiconductor thin-film transistors: A review of recent advances," *Adv. Mater.*, vol. 24, no. 22, pp. 2945–2986, Jun. 2012, doi: [10.1002/adma.201103228](https://doi.org/10.1002/adma.201103228).
- [10] D. S. Jeong, H. Schroeder, and R. Waser, "Mechanism for bipolar switching in a Pt/TiO₂/Pt resistive switching cell," *Phys. Rev. B, Condens. Matter*, vol. 79, no. 19, May 2009, Art. no. 195317, doi: [10.1103/PhysRevB.79.195317](https://doi.org/10.1103/PhysRevB.79.195317).
- [11] Y. Kim et al., "Nociceptive memristor," *Adv. Mater.*, vol. 30, no. 8, Feb. 2018, Art. no. 1704320, doi: [10.1002/adma.201704320](https://doi.org/10.1002/adma.201704320).
- [12] W. Kim, S. Menzel, D. J. Wouters, R. Waser, and V. Rana, "3-bit multilevel switching by deep reset phenomenon in Pt/W/TaO_x/Pt-ReRAM devices," *IEEE Electron Device Lett.*, vol. 37, no. 5, pp. 564–567, May 2016, doi: [10.1109/LED.2016.2542879](https://doi.org/10.1109/LED.2016.2542879).
- [13] J. Shin, M. Kang, and S. Kim, "Gradual conductance modulation of Ti/WO_x/Pt memristor with self-rectification for a neuromorphic system," *Appl. Phys. Lett.*, vol. 119, no. 1, Jul. 2021, Art. no. 012102, doi: [10.1063/5.0053478](https://doi.org/10.1063/5.0053478).
- [14] J. Sun et al., "Physical unclonable functions based on transient form of memristors for emergency defenses," *IEEE Electron Device Lett.*, vol. 43, no. 3, pp. 378–381, Mar. 2022, doi: [10.1109/LED.2022.3145487](https://doi.org/10.1109/LED.2022.3145487).
- [15] F. M. Simanjuntak et al., "Negative effect of cations out-diffusion and auto-doping on switching mechanisms of transparent memristor devices employing ZnO/ITO heterostructure," *Appl. Phys. Lett.*, vol. 118, no. 17, Apr. 2021, Art. no. 173502, doi: [10.1063/5.0047036](https://doi.org/10.1063/5.0047036).
- [16] H. Y. Peng et al., "Electrode dependence of resistive switching in Mn-doped ZnO: Filamentary versus interfacial mechanisms," *Appl. Phys. Lett.*, vol. 96, no. 19, May 2010, Art. no. 192113, doi: [10.1063/1.3428365](https://doi.org/10.1063/1.3428365).
- [17] H. Hu, A. Scholz, S. A. Singaraju, Y. Tang, G. C. Marques, and J. Aghassi-Hagmann, "Inkjet-printed bipolar resistive switching device based on Ag/ZnO/Au structure," *Appl. Phys. Lett.*, vol. 119, no. 11, Sep. 2021, Art. no. 112103, doi: [10.1063/5.0058526](https://doi.org/10.1063/5.0058526).
- [18] D. Cui et al., "Coexistence of bipolar and unipolar resistive switching behavior in amorphous Ga₂O₃ based resistive random access memory device," *IEEE Electron Device Lett.*, vol. 44, no. 2, pp. 237–240, Feb. 2023, doi: [10.1109/LED.2022.3230247](https://doi.org/10.1109/LED.2022.3230247).
- [19] Y. Wang et al., "Ag/HfO_x/Pt unipolar memristor for high-efficiency logic operation," *J. Phys. Chem. Lett.*, vol. 13, no. 34, pp. 8019–8025, Aug. 2022, doi: [10.1021/acs.jpclett.2c01906](https://doi.org/10.1021/acs.jpclett.2c01906).
- [20] K. Yan, J. Li, L. Pan, and Y. Shi, "Inkjet printing for flexible and wearable electronics," *APL Mater.*, vol. 8, no. 12, Dec. 2020, Art. no. 120705, doi: [10.1063/5.0031669](https://doi.org/10.1063/5.0031669).
- [21] A. Scholz, L. Zimmermann, A. Sikora, M. B. Tahoori, and J. Aghassi-Hagmann, "Printed low-voltage crossbar-PUF for identification," in *Proc. IEEE Int. Flexible Electron. Technol. Conf. (IFETC)*, Aug. 2021, pp. 62–66, doi: [10.1109/IFETC49530.2021.9580520](https://doi.org/10.1109/IFETC49530.2021.9580520).
- [22] K. Sugauma, *Introduction to Printed Electronics*, vol. 74. Cham, Switzerland: Springer, 2014, doi: [10.1007/978-1-4614-9625-0](https://doi.org/10.1007/978-1-4614-9625-0).
- [23] G. Vescio et al., "Inkjet printed HfO₂-based ReRAMs: First demonstration and performance characterization," *IEEE Electron Device Lett.*, vol. 38, no. 4, pp. 457–460, Apr. 2017, doi: [10.1109/LED.2017.2668599](https://doi.org/10.1109/LED.2017.2668599).
- [24] G. A. Illarionov et al., "Inkjet assisted fabrication of planar biocompatible memristors," *RSC Adv.*, vol. 9, no. 62, pp. 35998–36004, Nov. 2019, doi: [10.1039/C9RA08114C](https://doi.org/10.1039/C9RA08114C).
- [25] E. Carlos et al., "Design and synthesis of low temperature printed metal oxide memristors," *J. Mater. Chem. C*, vol. 9, no. 11, pp. 3911–3918, Mar. 2021, doi: [10.1039/D0TC05368F](https://doi.org/10.1039/D0TC05368F).
- [26] B. Huber, P. B. Popp, M. Kaiser, A. Ruediger, and C. Schindler, "Fully inkjet printed flexible resistive memory," *Appl. Phys. Lett.*, vol. 110, no. 14, Apr. 2017, Art. no. 143503, doi: [10.1063/1.4978664](https://doi.org/10.1063/1.4978664).
- [27] B. Huber, J. Schober, A. Kreuzer, M. Kaiser, A. Ruediger, and C. Schindler, "Inkjet-printed resistive memory cells for transparent electronics," *Microelectron. Eng.*, vol. 194, pp. 85–88, Jul. 2018, doi: [10.1016/j.mee.2018.03.006](https://doi.org/10.1016/j.mee.2018.03.006).
- [28] P. Vilmi et al., "Fully printed memristors for a self-sustainable recorder of mechanical energy," *Flexible Printed Electron.*, vol. 1, no. 2, Apr. 2016, Art. no. 025002, doi: [10.1088/2058-8585/1/2/025002](https://doi.org/10.1088/2058-8585/1/2/025002).
- [29] J. Strutwolf, Y. Chen, J. Ullrich, M. Dehert, and A. C. Hübler, "Memristive devices based on mass printed organic resistive switching layers," *Appl. Phys. A, Solids Surf.*, vol. 127, no. 9, pp. 1–12, Aug. 2021, doi: [10.1007/s00339-021-04851-9](https://doi.org/10.1007/s00339-021-04851-9).
- [30] M. Khan, H. M. M. Ur Rehman, R. Tehreem, M. Saqib, M. M. Rehman, and W.-Y. Kim, "All-printed flexible memristor with metal-non-metal-doped TiO₂ nanoparticle thin films," *Nanomaterials*, vol. 12, no. 13, p. 2289, Jul. 2022, doi: [10.3390/nano12132289](https://doi.org/10.3390/nano12132289).
- [31] D. Nečas and P. Klapetek, "Gwyddion: An open-source software for SPM data analysis," *Open Phys.*, vol. 10, no. 1, pp. 181–188, Jan. 2012, doi: [10.2478/s11534-011-0096-2](https://doi.org/10.2478/s11534-011-0096-2).
- [32] M. Suchea, S. Christoulakis, M. Katharakis, N. Katsarakis, and G. Kiriakidis, "Surface characterization of zno transparent thin films," *J. Phys., Conf. Ser.*, vol. 10, no. 1, p. 36, Nov. 2005, doi: [10.1088/1742-6596/10/1/036](https://doi.org/10.1088/1742-6596/10/1/036).
- [33] J. J. Yang, D. B. Strukov, and D. R. Stewart, "Memristive devices for computing," *Nature Nanotechnol.*, vol. 8, no. 1, pp. 13–24, Jan. 2013, doi: [10.1038/nnano.2012.240](https://doi.org/10.1038/nnano.2012.240).
- [34] R. Waser, R. Dittmann, G. Staikov, and K. Szot, "Redox-based resistive switching memories—Nanoionic mechanisms, prospects, and challenges," *Adv. Mater.*, vol. 21, nos. 25–26, pp. 2632–2663, Jul. 2009, doi: [10.1002/adma.200900375](https://doi.org/10.1002/adma.200900375).
- [35] M. Lanza et al., "Recommended methods to study resistive switching devices," *Adv. Electron. Mater.*, vol. 5, no. 1, Jan. 2019, Art. no. 1800143, doi: [10.1002/aelm.201800143](https://doi.org/10.1002/aelm.201800143).
- [36] S. Ali, J. Bae, and C. H. Lee, "Printed non-volatile resistive switches based on zinc stannate (ZnSnO₃)," *Current Appl. Phys.*, vol. 16, no. 7, pp. 757–762, Jul. 2016, doi: [10.1016/j.cap.2016.04.012](https://doi.org/10.1016/j.cap.2016.04.012).
- [37] M. Delfag et al., "Fully printed ZnO-based valency-change memories for flexible and transparent applications," *Flexible Printed Electron.*, vol. 7, no. 4, Oct. 2022, Art. no. 045001, doi: [10.1088/2058-8585/ac9190](https://doi.org/10.1088/2058-8585/ac9190).
- [38] J. Zhu, T. Zhang, Y. Yang, and R. Huang, "A comprehensive review on emerging artificial neuromorphic devices," *Appl. Phys. Rev.*, vol. 7, no. 1, Mar. 2020, Art. no. 011312, doi: [10.1063/1.5118217](https://doi.org/10.1063/1.5118217).
- [39] Q. Liu, W. Guan, S. Long, R. Jia, M. Liu, and J. Chen, "Resistive switching memory effect of ZrO₂ films with Zr⁺ implanted," *Appl. Phys. Lett.*, vol. 92, no. 1, 2008, Art. no. 012117, doi: [10.1063/1.2832660](https://doi.org/10.1063/1.2832660).
- [40] P. R. Emtage and W. Tantraporn, "Schottky emission through thin insulating films," *Phys. Rev. Lett.*, vol. 8, no. 7, pp. 267–268, Apr. 1962, doi: [10.1103/PhysRevLett.8.267](https://doi.org/10.1103/PhysRevLett.8.267).
- [41] E. Y. Wu and B. Li, "The Schottky emission effect: A critical examination of a century-old model," *J. Appl. Phys.*, vol. 132, no. 2, Jul. 2022, Art. no. 025105, doi: [10.1063/5.0087909](https://doi.org/10.1063/5.0087909).
- [42] M. Lanza et al., "Standards for the characterization of endurance in resistive switching devices," *ACS Nano*, vol. 15, no. 11, pp. 17214–17231, Nov. 2021, doi: [10.1021/acsnano.1c06980](https://doi.org/10.1021/acsnano.1c06980).
- [43] A. M. Weidling, V. S. Turkani, B. Luo, K. A. Schroder, and S. L. Swisher, "Photonic curing of solution-processed oxide semiconductors with efficient gate absorbers and minimal substrate heating for high-performance thin-film transistors," *ACS Omega*, vol. 6, no. 27, pp. 17323–17334, Jun. 2021, doi: [10.1021/acsomega.1c01421](https://doi.org/10.1021/acsomega.1c01421).