# Time Domain Modeling of Zero Voltage Switching behavior considering Parasitic Capacitances for a Dual Active Bridge 

Fabian Sommer ${ }^{1 *}$, Nikolas Menger ${ }^{1}$, Tobias Merz ${ }^{1}$, Nils Soltau ${ }^{2}$, Shiori Idaka ${ }^{2}$, Marc Hiller ${ }^{1}$<br>1 Elektrotechnisches Institut, Karlsruhe Institute of Technology, Karlsruhe, Germany<br>2 Mitsubishi Electric Europe B.V., Ratingen, Germany<br>*E-mail: fabian.sommer@kit.edu


#### Abstract

To increase the switching frequency in DC/DC converters, soft switching is necessary to limit switching losses. In case of the Dual Active Bridge (DAB), Zero Voltage Switching (ZVS) is used to reduce switching losses. Since the ZVS behavior of the DAB depends on multiple parameters, an accurate model is necessary to ensure operation with minimal losses by applying ZVS. This paper presents an accurate capacitance based time domain (CTD) model for the resonant commutation which enables the calculation of the minimal necessary current, the optimal deadtime as well as the voltage error caused by the nonideal commutation. The parasitics and therefore nonideal behavior of the MOSFETs are considered to further increase accuracy. The model can be used for all operating points commonly applied in single (SPS) and triple phase shift (TPS) modulation. Measurement results obtained with a 500 kW DAB prototype proves the high accuracy of the model.


Keywords-Dual Active Bridge, Zero Voltage Switching, DC/DC Converter, Soft Switching

## I. Introduction

The ongoing development of wide bandgap semiconductors, especially for high current and high blocking voltage ratings enables new applications for galvanically isolated DC-DC converters. One of these converters is the Dual Active Bridge (DAB) first introduced in 1991 in [1]. The main advantages of the DAB are a wide operation range, bidirectional power transfer, high switching frequencies enabled by soft switching while maintaining high efficiency and a reduced effort for passive components [2]. In recent years, the power level of such DABs is constantly rising which results in an increasing impact of parasitic influences and nonideal behavior as shown in [3]- [5]. The most important effect that is affected by these influences, concerning proper operation and minimal switching losses, is the resonant Zero Voltage Switching (ZVS) behavior of the DAB. Therefore, to increase the efficiency at all operating points, the nonideal ZVS commutation must be taken into account. Additionally, the finite gradient of the voltage in case of the resonant ZVS commutation can influence the operation of the DAB under light load significantly [6]. There are many approaches to model the resonant commutation as well as ZVS operation of the DAB. The easiest and most common modeling approach is to assume that solely negative current through the turned-on MOSFET always
leads to a ZVS turn-on event [7]. However, this method does not consider the parasitic components responsible for nonideal ZVS. A more accurate approach is the current-dependent charge-based (CDCB) ZVS modeling [8], [9]. For this method the energy stored in the magnetic field of the inductor $E_{\mathrm{L} \sigma}=\frac{1}{2} L_{\sigma} i_{\mathrm{sw}}^{2}$ is compared to the energy $E_{\text {Coss }}$ necessary to charge and discharge the capacitances $C_{\text {OSS }}$ of the MOSFETs. With this approach, an accurate statement about the ZVS limits can be made. Nevertheless, no information about the necessary deadtime and voltage on the secondary side is taken into account. However, there are more advanced charge-based models which include the secondary side voltage without including the time course of the voltage $v_{\mathrm{AC}, 1 / 2}$ and current $i_{\mathrm{AC}}$ as shown in [10]. In this paper, a capacitance based time domain (CTD) model, which was introduced in [6], is presented and improved to describe the ZVS behavior more accurately. It enables the calculation of the optimal deadtime $T_{\mathrm{dt} \text {,opt }}$, the minimum necessary switching current $I_{\text {sw, min }}$, the voltage time area error $\Phi_{\text {error }}$ caused by the commutation as well as the voltage $v_{\mathrm{AC}, 1 / 2}$ and current $i_{\mathrm{AC}}$ time course for all operating points possible in a DAB. Furthermore the nonlinear behavior of the MOSFET capacitances is also considered [11]. The model is validated using measurements of different operating points on a 500 kW DAB prototype first introduced in [5].

Figure 1 shows the typical waveforms for Single Phase Shift (SPS) modulation and Triangular Current Modulation (TCM), which is a special case of the Triple Phase Shift (TPS) modulation. These are the most commonly used modulation schemes for a DAB. SPS is used for similar DC-link voltages $V_{\mathrm{DC} 1} \approx V_{\mathrm{DC} 2}$ whereas TCM is used for different voltage transfer ratios $V_{\mathrm{DC} 1} \neq V_{\mathrm{DC} 2}$ [12]. For SPS, all switching events should ideally utilizing ZVS to reduce switching losses, whereas TCM will have four zero current switching events and two ZVS transistions as shown in fig. 1.

## II. Nonlinear MOSFET Capacitance $C_{\text {OSS }}$

Caused by the p-n junction structure of the vertical power MOSFET shown in fig. 2 (a), unavoidable parasitic capacitances are formed. These capacitances and the respective representation in an equivalent circuit diagram are shown in fig. 2. For soft switching applications and


Fig. 1: Waveforms for single phase shift and triangular current modulation for a DAB

ZVS modelling the output capacitance $C_{\text {OSS }}$ presented in (1) is the most relevant one since this parasitic capacitance must be charged and discharged for ZVS operation. Therefore, only the Drain-Source $C_{\mathrm{DS}}$ and Gate-Drain $C_{\mathrm{GD}}$ capacitances are considered [13]. Both $C_{\mathrm{DS}}$ and $C_{\mathrm{GD}}$ are highly dependent on the thickness and width of the depletion region. Since the depletion region is defined by the applied Drain-Source voltage $V_{\mathrm{DS}}$ the capacitances are also a function of this voltage and therefore strongly nonlinear. With a decrease of $V_{\mathrm{DS}}$ the internal surface of the $\mathrm{n}+$ to $\mathrm{p}+$ /gate region is increasing as well as the spacing of the p-n junction in the depletion region is decreasing, subsequently both capacitances are increased as shown for $C_{\mathrm{OSS}}$ in fig. 3 (a) [14].

$$
\begin{equation*}
C_{\mathrm{OSS}}\left(V_{\mathrm{DS}}\right)=C_{\mathrm{DS}}\left(V_{\mathrm{DS}}\right)+C_{\mathrm{GD}}\left(V_{\mathrm{DS}}\right) \tag{1}
\end{equation*}
$$

The voltage dependent capacitance shown in fig. 3 (a) is taken from the applied $1200 \mathrm{~V} / 1200 \mathrm{~A} \mathrm{SiC} \mathrm{MOSFET}$ module from Mitsubishi Electric. Since calculations with this nonlinear capacitance are difficult, an equivalent capacitance is introduced to reduce the complexity of the model. It is possible to calculate an equivalent capacitance $C_{\mathrm{Q}, \text { eq }}$ with equal charge $Q_{\mathrm{OSS}}$ or an equivalent capacitance $C_{\mathrm{E}, \mathrm{eq}}$ with equal energy $E_{\mathrm{OSS}}$ at a given voltage level $V_{\mathrm{DS}}$ compared to the nonlinear $C_{\mathrm{OSS}}\left(V_{\mathrm{DS}}\right)$


Fig. 2: (a) Cross section of a vertical power MOSFET with parasitic capacitances in off (left side) and on (right side) state (b) equivalent circuit diagram with parasitic capacitances of a MOSFET
[9]. The resulting equations are given in (2) and (3). The charge $Q_{\mathrm{OSS}}$ as well as the equivalent capacitances $C_{\mathrm{Q}, \mathrm{eq}}$ and $C_{\mathrm{E}, \mathrm{eq}}$ are shown in fig. 3 (b) and fig. 3 (c), respectively. By using this, the capacitance $C_{\mathrm{OSS}}\left(V_{\mathrm{DS}}\right)$ can be expressed as an equivalent constant value at one specific DC-link voltage $V_{\mathrm{DC}}$ and the voltage dependency for the charging and discharging process is eliminated. However, this is a simplification which can lead to inaccuracy in the modelling process, especially if the time course of the voltage $v_{\mathrm{DS}}$ is considered. Because of the nonlinear voltage dependency the charge and energy equivalent capacitances are not equal and differ by a factor of about $\frac{C_{\mathrm{E}, \mathrm{eq}}}{C_{\mathrm{Q}, \mathrm{eq}}} \approx 1.5$ which makes it necessary to specify the used equivalent capacitance for ZVS modelling. For analyzing the ZVS behavior the charge equivalent capacitance $C_{\mathrm{Q} \text {,eq }}$ has to be considered, since this specific charge has to be delivered from the inductor $L_{\sigma}$ to charge or discharge the capacitances in order to achieve full ZVS operation.

$$
\begin{gather*}
C_{\mathrm{Q}, \mathrm{eq}}\left(V_{\mathrm{DS}}\right)=\frac{\int_{0}^{V_{\mathrm{DS}}} C_{\mathrm{OSS}}(v) d v}{V_{\mathrm{DS}}}  \tag{2}\\
C_{\mathrm{E}, \mathrm{eq}}\left(V_{\mathrm{DS}}\right)=\frac{2 \cdot \int_{0}^{V_{\mathrm{DS}}} v \cdot C_{\mathrm{OSS}}(v) d v}{V_{\mathrm{DS}}^{2}} \tag{3}
\end{gather*}
$$

## III. Capacitance Based Time Domain Model

In this chapter, the CTD model based on the nonlinear MOSFET capacitance $C_{\mathrm{OSS}}$ is presented. Using this model, the possible ZVS cases are explained. Based on these possible ZVS cases, the optimal deadtime and ZVS boundary are calculated and explained. At the end, a brief introduction to the resulting voltage error caused by the commutation is given. In this paper, the commutation process of the full bridge on DC1 side is considered. Both full bridges use the same MOSFETs and a transformer with a winding ratio of $1: 1$ is assumed, if not stated otherwise. Therefore, the equivalent capacitances $C_{\mathrm{Q}, \mathrm{eq}}$ are equal on either DC side. However, an adaption to


Fig. 3: (a) Extrapolated nonlinear drain source capacitance $C_{\mathrm{OSS}}\left(V_{\mathrm{DS}}\right)$ (b) Drain Source charge $Q_{\mathrm{OSS}}\left(V_{\mathrm{DS}}\right)$ (c) Equivalent capacitances $C_{\mathrm{Q}, \mathrm{eq}}$ and $C_{\mathrm{E}, \mathrm{eq}}$
different transformer ratios and commutation processes is easily possible by transforming all values on one transformer side using the winding ratio. All calculation and simulation results are according to the parameter of the hardware setup presented in table II.

## A. Modelling in Time Domain

In order to model the ZVS behavior of the DAB the equivalent circuit diagram shown in fig. 4 is considered. Under the condition that only the commutation process within the deadtime is observed, the nonlinear components, namely the MOSFETs and the diodes, can be neglected for the analysis. The result is an oscillating circuit with the stray inductance $L_{\sigma}$ and the equivalent capacitance $C_{\text {eq }}$ which depends on the MOSFETs and the operating point. If no switching occurs on the secondary side within the deadtime, the secondary side can be simplified as a constant voltage source $v_{\mathrm{AC} 2}$. For a switching event on the secondary side within the deadtime, a piecewise calculation, with and without overlap, is necessary to calculate accurate voltages and currents. Figure 5 shows different capacitance networks that have to be considered to acquire the equivalent capacitance $C_{\text {eq }}$ depending on the different switching event cases. Figure 5 (a) shows a switching event for T 1 and T 2 which is a half bridge (HB) commutation, fig. 5 (b) a full bridge (FB) commutation for the DC1 side and fig. 5 (c) for an overlapping full bridge switching event on DC1 and DC2 side. If the transistor capacitances $C_{\mathrm{T} 1-\mathrm{T} 8}$ are calculated according to (2) and all of them are equal as well as $C_{\mathrm{DC}} \gg C_{\mathrm{Q}, \mathrm{eq}}$, the constant equivalent capacitances $C_{\mathrm{eq}}$ in table I can be assumed.

Using this linear model from fig. 4, the equation for the AC current $i_{\mathrm{AC}}(t)$ during the commutation process can be deduced:

$$
\begin{align*}
i_{\mathrm{AC}}(t)= & I_{\mathrm{sw}} \cdot \cos \left(\frac{t}{\sqrt{L_{\sigma} C_{\mathrm{eq}}}}\right)+ \\
& \sqrt{\frac{C_{\mathrm{eq}}}{L_{\sigma}}}\left(V_{\mathrm{sw}}-v_{\mathrm{AC} 2}\right) \sin \left(\frac{t}{\sqrt{L_{\sigma} C_{\mathrm{eq}}}}\right) \tag{4}
\end{align*}
$$

The resulting AC voltage $v_{\mathrm{AC} 1}$ can be obtained by integrating the current from (4) and dividing by $C_{\text {eq }}$ :

$$
\begin{align*}
& v_{\mathrm{AC} 1}(t)=-\sqrt{\frac{L_{\sigma}}{C_{\mathrm{eq}}}} \cdot I_{\mathrm{sw}} \cdot \sin \left(\frac{t}{\sqrt{L_{\sigma} C_{\mathrm{eq}}}}\right)+ \\
& \left(V_{\mathrm{sw}}-v_{\mathrm{AC} 2}\right)\left(\cos \left(\frac{t}{\sqrt{L_{\sigma} C_{\mathrm{eq}}}}\right)-1\right)+V_{\mathrm{DC} 1} \tag{5}
\end{align*}
$$

Using (5) gives the corresponding transistor voltage $v_{\mathrm{T}, \text { on/off }}$ of the turned-on/off MOSFET:

$$
\begin{gather*}
v_{\mathrm{T}, \mathrm{on}}(t)=\frac{1}{2}\left[-\sqrt{\frac{L_{\sigma}}{C_{\mathrm{eq}}}} \cdot I_{\mathrm{sw}} \cdot \sin \left(\frac{t}{\sqrt{L_{\sigma} C_{\mathrm{eq}}}}\right)+\right. \\
\left.\left(V_{\mathrm{sw}}-v_{\mathrm{AC} 2}\right)\left(\cos \left(\frac{t}{\sqrt{L_{\sigma} C_{\mathrm{eq}}}}\right)-1\right)\right]+V_{\mathrm{DC} 1} \\
v_{\mathrm{T}, \mathrm{off}}(t)=-\frac{1}{2}\left[-\sqrt{\frac{L_{\sigma}}{C_{\mathrm{eq}}}} \cdot I_{\mathrm{sw}} \cdot \sin \left(\frac{t}{\sqrt{L_{\sigma} C_{\mathrm{eq}}}}\right)+\right. \\
\left.\left(V_{\mathrm{sw}}-v_{\mathrm{AC} 2}\right)\left(\cos \left(\frac{t}{\sqrt{L_{\sigma} C_{\mathrm{eq}}}}\right)-1\right)\right] \tag{6}
\end{gather*}
$$

The equations (4), (5) and (6) are describing a resonant oscillation between the equivalent capacitance $C_{\text {eq }}$ and the AC inductance $L_{\sigma}$ which are the defining parameters for the system behavior in case of ZVS. $I_{\mathrm{sw}}$ and $V_{\mathrm{sw}}$ represent the starting condition of the resonant oscillation for $t=0$. For the different switching cases, namely half bridge switching and full bridge switching, only the equivalent capacitance $C_{\text {eq }}$ has to be changed. This makes it possible to calculate all ZVS cases and therefore all DAB operating points with only the presented three equations. It is important to note, that these equations only hold within the deadtime and are not valid for hard switching. Additionally, equations (4) - (6) are only valid until the diodes start to conduct at $T_{\mathrm{d}, \mathrm{con}}$. After that the behavior of the resonant commutation becomes nonlinear. The resulting voltages $v_{\mathrm{T}, \text { on/off }}$ and the current $i_{\mathrm{AC}}$ is shown in (7) and (8). The resulting AC voltage $v_{\mathrm{AC} 1}$ depends on the switching event that occurs and is equal to the DC link voltage $v_{\mathrm{AC} 1}= \pm V_{\mathrm{DC} 1}$ (for FB commutation) or equal to zero $v_{\mathrm{AC} 1}=0 \mathrm{~V}$ (for HB commutation).

$$
\begin{gather*}
v_{\mathrm{T}, \mathrm{on}} \approx 0 \mathrm{~V}  \tag{7}\\
v_{\mathrm{T}, \mathrm{off}} \approx V_{\mathrm{DC} 1} \\
i_{\mathrm{AC}}=\frac{v_{\mathrm{AC} 1}-v_{\mathrm{AC} 2}}{L_{\sigma}} t+I_{\mathrm{L}}\left(t=T_{\mathrm{d}, \mathrm{con}}\right) \tag{8}
\end{gather*}
$$



Fig. 4: Equivalent circuit diagram for the resonant commutation of DC1 side with full bridge commutation


Fig. 5: The resulting capacitance networks for (a) half bridge commutation, (b) full bridge commutation and (c) full bridge commutation on both sides at the same time

## B. ZVS cases

By analyzing (4) and (5)/(6) three different ZVS cases can be distinguished:

1) incomplete ZVS due to Current (iZVS-C) due to insufficient energy stored in the inductor $L_{\sigma}$ to charge/discharge the equivalent capacitor $C_{\text {eq }}$
2) incomplete ZVS due to Deadtime (iZVS-D) due to a nonoptimal deadtime to achieve minimal switching losses
3) complete ZVS (cZVS)

For both iZVS cases, the voltage at the turned-on MOSFET after the deadtime is not zero. This fact leads to turn-on losses which are reduced compared to fully hard switching but are not zero as expected for ZVS operation. The corresponding AC voltage $v_{\mathrm{AC} 1}$ and AC

TABLE I: Equivalent capacitances $C_{\text {eq }}$ for different switching events with $C_{\mathrm{DC}} \gg C_{\mathrm{Q}, \mathrm{eq}}$

|  | half bridge | full bridge | full bridge + <br> half bridge | full bridge + <br> full bridge |
| :--- | :--- | :--- | :--- | :--- |
| $C_{\mathrm{eq}}$ | $2 \cdot C_{\mathrm{Q}, \mathrm{eq}}$ | $C_{\mathrm{Q}, \mathrm{eq}}$ | $\frac{2}{3} C_{\mathrm{Q}, \mathrm{eq}}$ | $\frac{1}{2} C_{\mathrm{Q}, \mathrm{eq}}$ |

currents $i_{\mathrm{AC}}$ are shown in fig. 6 for the different cases. For the following ZVS analysis, $v_{\mathrm{AC} 1}$ is used because it consists of the combination of all transistor voltages $v_{\mathrm{T}, x}$ for a commutation process. Looking at the waveforms in fig. 6, the most important parameter to achieve cZVS and therefore minimal switching losses are the switching current at the start of the commutation $I_{\text {sw }}$ (equivalent to the energy stored in the inductance $L_{\sigma}$ ) and the deadtime $T_{\mathrm{dt}}$ which has to be sufficiently long to charge/discharge the capacitance $C_{\text {eq }}$ but short enough to avoid recharging of the capacitance.


Fig. 6: Different ZVS cases with minimal, maximal and optimal deadtime for equal voltage $v_{\mathrm{AC} 1}(t=0)=$ $v_{\mathrm{AC} 2}(t=0$ ) (a) iZVS-C (b) iZVS-D (c) cZVS

## C. Optimal Deadtime

As mentioned earlier, the deadtime $T_{\mathrm{dt}}$ is a critical parameter to achieve cZVS. Because of that, a detailed investigation on the optimal deadtime $T_{\mathrm{dt}, \mathrm{opt}}$ is necessary. To calculate the minimal necessary deadtime $T_{\mathrm{dt}, \min }$, the minimum of the AC voltage $v_{\mathrm{AC}}$, calculated in (5), in case of iZVS-C or the point where the AC voltage gets clamped by the diodes $v_{\mathrm{AC}}=-V_{\mathrm{DC}}$ for cZVS has to be calculated (cf. fig. 6). The resulting equations are shown in (9)-(11). It has to be noticed, that the equation for FB (10) and HB (9) commutation are different because of the different necessary AC voltage ( $v_{\mathrm{AC}}=-V_{\mathrm{DC}}$ for $\mathrm{FB}, v_{\mathrm{AC}}=0$ for HB$)$ at the end of the commutation to achieve cZVS. The resulting minimal/optimal deadtime
and maximum deadtime is shown in fig. 7 for different operating points. For DABs in a generic triple phase shift operation, four relevant cases for ZVS behavior can occur:

```
1) \(\quad V_{\mathrm{DC} 1} \approx v_{\mathrm{AC} 2}\) (red)
2) \(\quad V_{\mathrm{DC} 1}<v_{\mathrm{AC} 2}\) (blue)
3) \(\quad V_{\mathrm{DC} 1}>v_{\mathrm{AC} 2}\) (green)
4) \(v_{\mathrm{AC} 2}<0\) (black)
```

The optimal deadtime has vastly different behavior for these four cases. Case 1 is shown in fig. 6 with equal voltages. This leads to a optimal deadtime according to (11) which denotes the minimum of the resonant oscillation. After reaching enough current for cZVS, (9) and (10) have to be considered depending on the switching event. At this point the deadtime shown in fig. 7 (a) is the minimum necessary deadtime $T_{\mathrm{dt}, \text { min }}$ and in fig. 7 (b) is the maximum permissible deadtime $T_{\mathrm{dt}, \text { max }}$ between which cZVS is achieved. At higher deadtimes, cZVS is lost due to the zero crossing of the current $i_{\mathrm{AC}}$ and thus the voltage swinging back (cf. fig. 6). Case 2 works in similar manner compared to case 1 with the exception, that because of the high secondary side voltage, the current is decreasing faster and the zero current crossing of $i_{\mathrm{AC}}$ happens much earlier for iZVS. Therefore, the maximum deadtime $T_{\mathrm{dt}, \max }$ has to be much smaller to avoid recharging. For cZVS the behavior is similar to case 1. Case 3 has an inverted behavior compared to Case 2. The reason for that is, that the secondary side is injecting a bit of energy in the AC circuit and thus supports the commutation. This leads to a delayed zero crossing of $i_{\mathrm{AC}}$ and a longer optimal deadtime rage $\Delta T_{\mathrm{dt}, \mathrm{opt}}$. Case 4 can always achieve cZVS because the secondary side always helps with the commutation process. This leads to a small minimal necessary deadtime $T_{\mathrm{dt}, \min }$. The maximum possible deadtime $T_{\mathrm{dt}, \text { max }}$ for cZVS is much higher compared to all other cases and therefore does not have to be considered.

$$
\begin{gather*}
\quad T_{\mathrm{dt}, \mathrm{HB}, \mathrm{cZVS}}= \pm \sqrt{b} \\
\arccos \left(\frac{ \pm \sqrt{a^{2} I_{\mathrm{sw}}^{4}-4 a I_{\mathrm{sw}}^{2} V_{\mathrm{sw}} v_{\mathrm{AC} 2}}-V_{\mathrm{sw}}^{2}+v_{\mathrm{AC} 2}^{2}}{a I_{\mathrm{sw}}^{2}-V_{\mathrm{sw}} v_{\mathrm{AC} 2}+V_{\mathrm{sw}}^{2}+v_{\mathrm{AC} 2}^{2}}\right) \tag{9}
\end{gather*}
$$

$T_{\mathrm{dt}, \mathrm{FB}, \mathrm{cZVS}}= \pm \sqrt{b} \arccos$

$$
\begin{align*}
& {\left[\begin{array}{rl}
\frac{ \pm \sqrt{a^{2} I_{\mathrm{sw}}^{4}-2 a I_{\mathrm{sw}}^{2} V_{\mathrm{sw}} v_{\mathrm{AC} 2}+a I_{\mathrm{sw}}^{2} V_{\mathrm{sw}}^{2}}}{a I_{\mathrm{sw}}^{2}-2 V_{\mathrm{sw}} v_{\mathrm{AC} 2}+V_{\mathrm{sw}}^{2}+v_{\mathrm{AC} 2}^{2}} \\
& \left.-\frac{V_{\mathrm{sw}} v_{\mathrm{AC} 2}+v_{\mathrm{AC} 2}^{2}}{a I_{\mathrm{sw}}^{2}-2 V_{\mathrm{sw}} v_{\mathrm{AC} 2}+V_{\mathrm{sw}}^{2}+v_{\mathrm{AC} 2}^{2}}\right]
\end{array}\right.} \\
& T_{\mathrm{dt}, \mathrm{iZVS}}=  \tag{10}\\
& \text { with } a=\frac{L_{\sigma}\left(\pi+\arctan \left(\frac{I_{\mathrm{sw}} \sqrt{a}}{V_{\mathrm{sw}}-v_{\mathrm{AC} 2}}\right)\right)}{C_{\mathrm{eq}}} \text { and } b=L_{\sigma} C_{\mathrm{eq}} \tag{11}
\end{align*}
$$

## D. cZVS boundary

To achieve cZVS a minimum amount of energy stored in the inductor is necessary, otherwise the equivalent


Fig. 7: (a) Minimal/optimal deadtime (b) maximum deadtime
capacitor $C_{\text {eq }}$ can not be fully charged/discharged. The minimum current at the start of the switching event $I_{\mathrm{sw}, \min }$ can be calculated from (6) and (11) by using (12). This denotes the point where iZVS is changing into cZVS and the voltage $v_{\mathrm{T}}$ is equal to zero for the first time.

$$
\begin{equation*}
v_{\mathrm{T}}\left(T_{\mathrm{dt}, \mathrm{iZVS}}\right) \leq 0 \tag{12}
\end{equation*}
$$

Simplifying (12) leads to:

$$
\begin{equation*}
I_{\mathrm{sw}, \min }=\frac{2 \cdot \sqrt{L_{\sigma} \cdot C_{\mathrm{eq}} \cdot V_{\mathrm{sw}} \cdot v_{\mathrm{AC} 2}}}{L_{\sigma}} \tag{13}
\end{equation*}
$$

It can be observed that the minimal necessary switching current $I_{\mathrm{sw}, \min }$ depends on the switching voltage $V_{\mathrm{sw}}$ at the start of the commutation as well as the secondary side voltage $v_{\mathrm{AC} 2} . I_{\mathrm{sw}, \min }$ is shown in fig. 8 (a) for different voltages. If the difference between the voltage on the switching side and the other side $V_{\mathrm{sw}}-v_{\mathrm{AC} 2}$ is increasing the minimal necessary current $I_{\text {sw,min }}$ is decreasing. This is due to the fact, that the voltage $v_{\mathrm{AC} 2}$ can also provide some energy for the equivalent capacitance to charge/discharge if it is lower then the switching side $V_{\text {sw }}$. For negative $v_{\mathrm{AC} 2}<0$ this will lead to cZVS at all operating points even for negative switching current $I_{\mathrm{sw}}$ with subject to the restriction that the deadtime $T_{\mathrm{dt}}$ is long enough. Figure 9 shows the necessary deadtime for cZVS with negative voltage $v_{\mathrm{AC} 2}<0$ for different stray inductances $L_{\sigma}$. It can be observed that for negative currents $I_{\mathrm{sw}}$, cZVS is theoretically possible but the deadtime has to be high compared to positive currents and therefore is not practical. Only for small inductances $L_{\sigma}$ this can be feasible and a way to optimize the converter modulation. The resulting cZVS range for SPS modulation at the DC1 side is shown in fig. 8 (b) for different power level $P_{\text {out }}$ of the DAB. It can be observed that for boost operation $V_{\mathrm{sw}}<V_{\mathrm{DC} 2}$ the cZVS region is larger because the DC2 side is helping with the resonant commutation. The DC2 side can theoretically always achieve cZVS because of the negative AC voltage $v_{\mathrm{AC} 1}$ as discussed earlier (cf. fig. 9).

## E. Voltage time area error due to commutation

As shown in (5) the AC voltage $v_{\mathrm{AC}}$ for the commutation depends on the operating point of the DAB, namely


Fig. 8: (a) Minimal necessary switching current $I_{\text {sw, min }}$ to achieve cZVS assuming optimal deadtime (b) DC1 side cZVS boundary for SPS at different power ratings


Fig. 9: (a) Minimum deadtime for $I_{\mathrm{sw}}<0$ and different $L_{\sigma}$ (b) voltage $v_{\mathrm{AC}}$ and current $i_{\mathrm{AC}}$ for starting current $I_{\mathrm{sw}}=-200 \mathrm{~A}, L_{\sigma}=5 \mu \mathrm{H}$ and $V_{\mathrm{sw}}=-v_{\mathrm{AC} 2}=500 \mathrm{~V}$
the switching current $I_{\text {sw }}$ and the DC 2 side voltage $v_{\mathrm{AC} 2}$. Because of that, the error of the Voltage Time Area (VTA) of the AC voltage $\Phi_{\text {error }}$ caused by the deadtime $T_{\mathrm{dt}}$ is also dependent on the operating point. From this follows, that the commonly used compensation by checking the current direction and adding or subtracting the deadtime $T_{\mathrm{dt}}$ from the switching time is not sufficient for a DAB. Therefore, a more advanced approach has to be used. By using (5) the VTA error $\Phi_{\text {error }}$ can be calculated with (14). Using this, a compensation with the same voltage time area is possible $\Phi_{\text {comp }}=-\Phi_{\text {error }}$. In this case $v_{\mathrm{AC}, \text { opt }}$ is the optimal AC voltage with infinite fast commutation shown in fig. 6.

$$
\begin{equation*}
\Phi_{\text {error }}=\int_{0}^{T_{\mathrm{dt}}} v_{\mathrm{AC}, \mathrm{opt}}(t)-v_{\mathrm{AC}}(t) d t \tag{14}
\end{equation*}
$$

Figure 10 shows the impact of the voltage error $\Phi_{\text {error }}$ for SPS and triangular modulation. In case of SPS, the transfer characteristic is getting highly nonlinear for iZVS which can reduce the performance of the controller and can lead to unstable operating points. Depending on the voltages $V_{\mathrm{DC} 1}$ and $V_{\mathrm{DC} 2}$ the impact on the transfer characteristic differs (shown in fig. 10 (a)). This is mainly a challenge for low power operation until cZVS is achieved on both sides of the DAB. After that the voltage error $\Phi_{\text {error }}$ can be neglected, since the voltage error on the DC1 side is compensated by that of the DC2 side. For TCM the transfer characteristic does not change significantly but the free wheeling states are changing as


Fig. 10: (a) nonlinear transfer characteristic for SPS at $V_{\mathrm{DC} 1}=700 \mathrm{~V}$ (b) nonideal behavior for TCM for $P_{\text {out }}=$ 25 kW

TABLE II: Hardware Setup Parameter

| Symbol | Meaning | Value |
| :---: | :---: | :---: |
|  | DAB parameter |  |
| $L_{\sigma, \text { prim }}$ | AC inductance prim | 700 nH |
| $L_{\sigma, \text { sec }}$ | AC inductance sec | 700 nH |
| $C_{\mathrm{Q}, \mathrm{eq}}$ | Charge based capacitance @ 700 V | 11 nF |
| $V_{\mathrm{DC} 1 / 2}$ | In- Output voltage range | $500 \mathrm{~V}-850 \mathrm{~V}$ |
| $f_{\mathrm{sw}}$ | Switching frequency | 20 kHz |
| $P_{\mathrm{out}}$ | Nominal output power | 500 kW |
| $T_{\mathrm{dt}}$ | Inverter deadtime | $<1 \mu \mathrm{~s}$ |
| Transformer parameter |  |  |
| $n$ | Transfer ratio |  |
| $L_{\sigma, \mathrm{T}}$ | Leakage inductance | $1: 1$ |
| $L_{\mathrm{h}, \mathrm{T}}$ | Magnetizing inductance | 200 nH |
|  | Transformer volume | $250 \mu \mathrm{H}$ |
|  |  | 56.11 |

shown in the simulation results from fig. 10 (b). This will lead to inefficient operation of the DAB because of higher switching losses (ZCS is not achieved anymore) and higher conduction losses due to the non-zero current free wheeling. In addition, this VTA error $\Phi_{\text {error }}$ can have significant impact on advanced dynamic control schemes where an accurate compensation might be necessary [15].

## IV. Measurement Results and Validation

To validate the CTD model and the presented implications of the nonlinear ZVS behavior the test bench shown in fig. 11 has been constructed. The DAB has a nominal output power of $P_{\text {out }}=500 \mathrm{~kW}$ and a switching frequency of $f_{\mathrm{sw}}=20 \mathrm{kHz}$ to avoid acoustic noise. The resulting relevant parameters of the system are shown in table II. In order to measure switching behavior and switching losses the setup shown in fig. 12 (a) is used. Since for ZVS switching events, a considerable part of the energy is oscillating between the turned on and the turned off MOSFET, both $E_{\text {on }}$ and $E_{\text {off }}$ have to measured at the same switching event. That is the reason why a single pulse testing shown in fig. 12 (b) is used. The resulting half bridge switching energy $E_{\mathrm{sw}, \mathrm{HB}}$ can be calculated according to (15) and represents the full switching losses of a half-bridge for one switching event and mainly occurs in the turned off MOSFET.


Fig. 11: DAB testbench


Fig. 12: (a) DAB test setup (b) waveform for single pulse testing

$$
\begin{align*}
& E_{\mathrm{sw}, \mathrm{HB}}=E_{\mathrm{on}}+E_{\mathrm{off}}= \\
& \quad \int_{t_{\mathrm{start}}}^{t_{\mathrm{end}}} v_{\mathrm{DS}, \mathrm{~L}} \cdot i_{\mathrm{D}, \mathrm{~L}} \mathrm{~d} t+\int_{t_{\mathrm{start}}}^{t_{\mathrm{end}}} v_{\mathrm{DS}, \mathrm{H}} \cdot i_{\mathrm{D}, \mathrm{H}} \mathrm{~d} t \tag{15}
\end{align*}
$$

The resulting switching energy $E_{\mathrm{sw}, \mathrm{HB}}$ for different deadtime $T_{\mathrm{dt}}$ is shown in fig. 13 for $V_{\mathrm{sw}}=800 \mathrm{~V}$ in $(\mathrm{a}, \mathrm{b})$ and $V_{\mathrm{sw}}=500 \mathrm{~V}$ in (c,d). It can be seen, that for high switching currents $I_{\mathrm{sw}} \gg I_{\mathrm{sw}, \min }$ the deadtime does not influence the switching energy and the total losses are similar to the turn off energy $E_{\text {off }}$ of a single MOSFET since the turn on happens with cZVS (cf. fig. 6 (c)). For low currents $I_{\mathrm{SW}}<2 I_{\mathrm{sw}, \min }$, the difference can be higher than a factor of $\approx 2-4$, especially for $V_{\mathrm{sw}}=800 \mathrm{~V}$ (cf. fig. 6 (a) and (b)). The minimum of the shown halfbridge losses denotes the boundary between iZVS and cZVS and thus the minimum necessary switching current $I_{\mathrm{SW}, \min }$. The resulting measured and calculated optimal deadtime $T_{\mathrm{dt}}$ and $I_{\mathrm{sw}, \min }$ to achieve cZVS are shown in table III for different switching voltages. It can be observed, that the model and the measurements fit very well. To evaluate the model further, measured waveforms
are compared with calculated ones for the output current $i_{\mathrm{AC}}$ and voltage $v_{\mathrm{AC}}$. Figure 14 shows the waveforms for iZVS due to a long deadtime $T_{\mathrm{dt}}>T_{\mathrm{dt}, \max }$ and fig. 15 due to insufficient current $I_{\text {sw }}<I_{\text {sw, min }}$. For both cases the calculation fit very well with the measurement even for the nonlinear behavior due to the clamping of the diodes. Additionally the nonlinear transfer characteristic for SPS of the DAB is compared between calculations and measurements in fig. 16 at $V_{\mathrm{DC} 1}=V_{\mathrm{DC} 2}=500 \mathrm{~V}$ and $V_{\mathrm{DC} 1}=V_{\mathrm{DC} 2}=700 \mathrm{~V}$. For both cases the transfer characteristic matches very well.


Fig. 13: half bridge switching energy $E_{\text {sw, HB }}$ for a full bridge commutation at $(\mathrm{a}, \mathrm{b}) V_{\mathrm{sw}}=v_{\mathrm{AC} 2}=800 \mathrm{~V}(\mathrm{c}, \mathrm{d})$ and $V_{\mathrm{sw}}=v_{\mathrm{AC} 2}=500 \mathrm{~V}$


Fig. 14: Voltage $v_{\mathrm{AC}}$ and current $i_{\mathrm{AC}}$ for measurement and CTD model in case of iZVS-D caused by a long deadtime $T_{\mathrm{dt}}>T_{\mathrm{dt}, \text { max }}$

TABLE III: Comparison of optimal deadtime $T_{\mathrm{dt}}$ and minimal necessary switching current $I_{\text {sw }}$ to achieve cZVS for measurement and CTD model

| $V_{\mathrm{sw}}$ | $T_{\mathrm{dt}, \mathrm{calc}}$ | $T_{\mathrm{dt}, \text { meas }}$ | $I_{\mathrm{sw}, \mathrm{calc}}$ | $I_{\mathrm{sw}, \text { meas }}$ |
| :--- | :--- | :--- | :--- | :--- |
| 500 V | 272 ns | 286 ns | 145 A | 141 A |
| 600 V | 260 ns | 250 ns | 167 A | 161 A |
| 700 V | 250 ns | 208 ns | 189 A | 180 A |
| 800 V | 240 ns | 208 ns | 210 A | 212 A |



Fig. 15: Voltage $v_{\mathrm{AC}}$ and current $i_{\mathrm{AC}}$ for measurement and CTD model in case of iZVS-C due to insufficient current $I_{\mathrm{sw}}<I_{\mathrm{sw}, \text { min }}$


Fig. 16: (a) Transfer characteristic for $V_{\mathrm{DC} 1}=V_{\mathrm{DC} 2}=$ $500 \mathrm{~V}(\mathrm{~b})$ for $V_{\mathrm{DC} 1}=V_{\mathrm{DC} 2}=700 \mathrm{~V}$

## V. CONCLUSIONS

In this paper, a capacitance based time domain (CTD) model for the resonant commutation in case of zero voltage switching (ZVS) is presented. The modeling of the nonlinear MOSFET output capacitance $C_{\mathrm{OSS}}$ is presented and a constant charge based equivalent capacitance $C_{\mathrm{Q}, \mathrm{eq}}$ is derived. Based on this, a linear model is presented to calculate the time course of the voltages $v_{\mathrm{DS}, x}$ and $v_{\mathrm{AC}}$ as well as the current $i_{\mathrm{AC}}$ of the DAB in case of resonant commutation. Based on this calculation, the optimal deadtime $T_{\mathrm{dt}, \mathrm{opt}}$ and minimal necessary switching current $I_{\text {sw, min }}$ to achieve complete ZVS (cZVS) are deduced. It is shown, that the cZVS condition is highly dependent on the operating point of the DAB namely the starting current $I_{\text {sw }}$ and the difference between the AC side voltages $v_{\mathrm{AC} 1}-v_{\mathrm{AC} 2}$. Furthermore, the error of the voltage time $\Phi_{\text {error }}$ caused by the nonlinear behavior of the ZVS operation of a DAB is calculated and presented. This modeling is decisive for achieving maximum efficiency and optimal control over a wide operation range. The analytical model is confirmed using measurements from a 500 kW DAB prototype. It is shown that calculations and measurements fit very well. Real time implementation of the model is possible with state-of-the-art control.

## REFERENCES

[1] R. W. A. A. De Doncker, D. M. Divan and M. H. Kheraluwala, "A three-phase soft-switched high-power-density DC/DC converter for high-power applications," in IEEE Transactions on Industry Applications, vol. 27, no. 1, pp. 63-73, Jan.-Feb. 1991, doi: 10.1109/28.67533.
[2] F. Krismer and J. W. Kolar, "Efficiency-Optimized High-Current Dual Active Bridge Converter for Automotive Applications," in IEEE Transactions on Industrial Electronics, vol. 59, no. 7, pp. 2745-2760, July 2012, doi: 10.1109/TIE.2011.2112312.
[3] G. Fortes, P. Ladoux, J. Fabre and D. FIumian, "Characterization of a 300 kW Isolated DCDC Converter using 3.3 kV SiC-MOSFETs", PCIM Europe digital days 2021; International Exhibition and Conference for Power Electronics Intelligent Motion Renewable Energy and Energy Management, pp. 1-8, 2021.
[4] R. Haneda and H. Akagi, "Design and Performance of the 850-V $100-\mathrm{kW} 16-\mathrm{kHz}$ Bidirectional Isolated DC-DC Converter Using SiC-MOSFET/SBD H-Bridge Modules," in IEEE Transactions on Power Electronics, vol. 35, no. 10, pp. 10013-10025, Oct. 2020, doi: 10.1109/TPEL.2020.2975256.
[5] F. Sommer, N. Menger, T. Merz, N. Soltau, S. Idaka and M Hiller, "Design and Characterization of a 500 kW 20 kHz Dual Active Bridge using 1.2 kV SiC MOSFETs," 2022 International Power Electronics Conference (IPEC-Himeji 2022- ECCE Asia), 2022, pp. 1390-1397, doi: 10.23919/IPEC-Himeji2022ECCE53331.2022.9807023.
[6] F. Sommer, N. Menger, T. Merz and M. Hiller, "Accurate Time Domain Zero Voltage Switching Analysis of a Dual Active Bridge with Triple Phase Shift," 2021 23rd European Conference on Power Electronics and Applications (EPE'21 ECCE Europe), 2021, pp. 1-9, doi: 10.23919/EPE21ECCEEurope50061.2021.9570684.
[7] S. S. Shah, V. M. Iyer and S. Bhattacharya, "Exact Solution of ZVS Boundaries and AC-Port Currents in Dual Active Bridge Type DC-DC Converters," in IEEE Transactions on Power Electronics, vol. 34, no. 6, pp. 5043-5047, June 2019, doi: 10.1109/TPEL.2018.2884294.
[8] J. Everts, F. Krismer, J. Van den Keybus, J. Driesen and J. W. Kolar, "Charge-based ZVS soft switching analysis of a singlestage dual active bridge AC-DC converter," 2013 IEEE Energy Conversion Congress and Exposition, 2013, pp. 4820-4829, doi: 10.1109/ECCE.2013.6647349.
[9] M. Kasper, R. M. Burkart, G. Deboy and J. W. Kolar, "ZVS of Power MOSFETs Revisited," in IEEE Transactions on Power Electronics, vol. 31, no. 12, pp. 8063-8067, Dec. 2016, doi: 10.1109/TPEL.2016.2574998.
[10] Y. Yan, H. Gui and H. Bai, "Complete ZVS Analysis in Dual Active Bridge," in IEEE Transactions on Power Electronics, vol. 36, no. 2, pp. 1247-1252, Feb. 2021, doi: 10.1109/TPEL.2020.3011470.
[11] D. Costinett, D. Maksimovic and R. Zane, "Circuit-Oriented Treatment of Nonlinear Capacitances in Switched-Mode Power Supplies," in IEEE Transactions on Power Electronics, vol. 30, no. 2, pp. 985-995, Feb. 2015, doi: 10.1109/TPEL.2014.2313611.
[12] Schibli, N, "Symmetrical multilevel converters with two quadrant DC-DC feeding," dissertation Ecole polytechnique fédérale de Lausanne, 2000
[13] M. Escudero, M. -A. Kutschak, N. Fontana, N. Rodriguez and D. P. Morales, "Non-Linear Capacitance of Si SJ MOSFETs in Resonant Zero Voltage Switching Applications," in IEEE Access, vol. 8, pp. 116117-116131, 2020, doi: 10.1109/ACCESS.2020.3004440.
[14] L. Lorenz, G. Deboy, A. Knapp and M. Marz, "COOLMOS/sup TM/-a new milestone in high voltage power MOS," 11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312), Toronto, ON, Canada, 1999, pp. 3-10, doi: 10.1109/ISPSD.1999.764028.
[15] N. Menger, F. Sommer, T. Merz and M. Hiller, "Transient Power Control Algorithm for a Dual Active Bridge," 2021 23rd European Conference on Power Electronics and Applications (EPE'21 ECCE Europe), Ghent, Belgium, 2021, pp. P.1-P.8, doi: 10.23919/EPE21ECCEEurope50061.2021.9570419.

