Hybrid Implementation of Cascade Control for GaN-Based Modular Multilevel Converter for Low-Voltage Grid

Philip Kiehnle, Niklas Katzenburg, Lukas Stefanski, Marc Hiller Karlsruhe Institute of Technology (KIT) Elektrotechnisches Institut (ETI) Kaiserstraße 12, Karlsruhe, Germany E-Mail: philip.kiehnle@kit.edu URL: https://www.eti.kit.edu

ACKNOWLEDGMENT

This work was supported by the German Federal Ministry for Economic Affairs and Climate Action (BMWK) as part of the flexQgrid project [grant number 03EI4002F].

Index Terms—Modular Multilevel Converters (MMC), Grid-connected converter, Control strategy, Proportional Resonant Control, Fault ride-through

Abstract—A hybrid control system implementation for a Modular Multilevel Converter (MMC) prototype is presented in this paper. The cascade control using an ARM processor for the energy controller and a field programmable gate array (FPGA) for the current controllers, allows the GaN semiconductors to generate an output current with an effective ripple frequency of 200 kHz. The MMC system model and the partitioning of the cascade control are shown. With its dynamic current limit, implemented in the FPGA, the MMC is able to provide AC currents above the nominal current. Finally, prototype measurements of an emulated grid fault are shown.

I. INTRODUCTION

The Modular Multilevel Converter (MMC) was presented for the first time in [1]. Due to its modular design with numerous submodules connected in series, the MMC offers a high output voltage quality and allows the use of power semiconductors whose blocking voltage is several times lower than the system output voltage. Compared to other multilevel topologies, such as flying capacitor inverters [2, 3], the MMC half-bridge or fullbridge cells allow for smaller commutation loops. This is especially beneficial in case of fast switching SiC or GaN semiconductors, which can only unfold their high efficiency potential in case of a low parasitic inductance



Fig. 1. MMC prototype overview

in the commutation loop. However, the high amount of capacitors, the high level of system complexity and the significant control effort contradict the previously mentioned advantages. In this paper, the control system for an MMC for the low-voltage grid is shown using a hardware prototype, which was presented in [4]. It uses a compact GaN-based arm PCB with four full-bridge cells as shown in Fig. 1. A central System-on-Chip (SoC) for the signal processing allows the reduction of the system complexity, as the 24 cells are directly controlled by the FPGA of the SoC, thus avoiding local control units on the MMC cells. A hybrid control approach is chosen, where complex control algorithms are executed in the ARM processor of the SoC for reduced implementation time and simple but fast control algorithms are executed in the FPGA of the SoC. Compared to [5], the FPGA additionally runs the current controllers and the grid voltage, frequency and phase detection.

The battery modules depicted in Fig. 1 are not yet implemented, thus the MMC in this paper only uses

identical capacitor-based cells.

In Section II, the MMC model is derived to provide a mathematical basis for controller design. In Section III, the controllers for the inner arm current control loop are explained and the cascade control structure is shown. Finally, in Section IV the control design and its hybrid implementation are verified by measurements with a Power-Hardware-in-the-Loop (PHIL) grid emulator. Thereby, a grid fault is emulated and the response of the presented MMC prototype and its controller is shown.

II. MMC MODEL

To control an MMC, a system model has to be derived. In Fig. 2 the schematic of the MMC is shown. All cells in each MMC arm are combined and modeled as an ideal voltage source. This is valid because the modulation frequency of 100 kHz is several magnitudes higher than the output frequency of 50 Hz in grid applications and the inductors are sufficiently large to smooth the current. The MMC schematic consists of three main parts. Firstly, the DC side is located on the left, which is modeled as a split DC voltage source. Secondly, the main MMC part is located in the middle. Thirdly, on the right, there are the AC side filter inductors L_a with their parasitic resistance R_a , which are connected to the AC grid.

As it is shown in [6], the system equations can be written in state space notation:

$$\dot{i}_{1-6} = \mathbf{A} \, i_{1-6} + \mathbf{B} \, v_{1-6} + \mathbf{F} \, z_{1-4}$$
 (1)

Where **A** is the system matrix consisting of inductances and resistances. The input matrix **B** and the disturbance matrix **F** only contain inductive elements. The disturbance vector z_{1-4} consists of the DC voltage and the grid voltages.

The system is highly coupled and thus, no simple control scheme can be applied. Changing one voltage out of v_{1-6} , affects all currents in the system. Therefore, in [6] a 6 × 6 decoupling matrix **T** was derived. This matrix allows the decoupling of the currents i_{1-6} and the voltages v_{1-6} . Instead of the physical quantities, the system is described in transformed quantities marked with a tilde after applying the decoupling matrix **T** to (1). The transformed system can be written as:

$$\tilde{i}_{1-6} = \tilde{\mathbf{A}} \, \tilde{i}_{1-6} + \tilde{\mathbf{B}} \, \tilde{v}_{1-6} + \mathbf{T} \, \mathbf{F} \, z_{1-4}$$
 (2)

After the decoupling, there are six transformed currents, of which five currents are relevant, because one current cannot flow, since the neutral point of the grid is not



Fig. 2. Schematic of an MMC



Fig. 3. Equivalent DC circuit



Fig. 4. Equivalent internal circuit



Fig. 5. Equivalent AC circuit

connected. All vectors and matrices are shown in the appendix. Two currents $\tilde{i}_{ac,1-2}$ describe the currents towards the AC grid, similar to i_{α} and i_{β} from the well known Clarke transformation. Two internal currents $\tilde{i}_{int,1-2}$ allow the energy transfer within the MMC itself, e.g., for arm energy balancing. And one current \tilde{i}_{dc} describes the current transfer with the DC side. In the generalised case, this current could also be AC when full-bridge cells are used [7].

The resulting decoupled subsystems are shown in Fig. 3 - Fig. 5. The transformed voltage sources of the MMC are located on the left. In Fig. 3 and Fig. 5, there are also voltage sources on the right, representing the transformed disturbance variables.

III. CONTROL SYSTEM DESIGN

The decoupling of the subsystems enables the design of classic controllers, like proportional-integral (PI) controllers for the MMC, especially for the current controllers. The superimposed MMC control is implemented in the ARM processor to ensure symmetric energy distribution in the arms of the MMC required for the stable operation of the MMC. It is adapted from [8] and not focused in this contribution. For the AC side currents and voltages, the decoupled subsystem of Fig. 5 is sufficient as long as the high-level control and the cell capacitors provide enough voltage reserve. Thus, the MMC can then be analysed as any other two- or three-level converter from an AC control design perspective.

A. Control Implementation

MMCs need a powerful signal processing system, which is capable of processing a high amount of input signals from the cells, calculating the setpoints for the cell voltages and driving the semiconductors of the cells. In this work, the control of the MMC is implemented on a Xilinx Zynq 7030 SoC, which combines an FPGA with a dual core ARM processor on a single chip. The SoC is embedded in the in-house developed ETI-SoC-System, which is shown in Fig. 6 and was presented in [9]. The MMC arm PCBs are plugged directly into the ETI-SoC-System, as shown in Fig. 6.

The used Zynq 7030 SoC is well suited for a cascade control approach, where fast but simple control loops can be outsourced to the FPGA and more complex, but less time-sensitive tasks can be run on the ARM processor. By utilizing the C-Code generation feature of *Matlab Simulink*, the development process and the implementation time of the complex energy controller can be significantly reduced [9]. For the design of some complex FPGA algorithms, the *Vitis High-Level*



Fig. 6. MMC prototype in the 19-inch rack of the ETI-SoC-System



Fig. 7. Control system partitioning

Synthesis (HLS) tool from Xilinx has been used, where the algorithms can be developed using C++.

The partitioning of the SoC is shown in Fig. 7. The green arrows indicate connections within the processing system of the SoC. Memory mapped interfaces between the processing system and the FPGA are marked with yellow arrows and blue arrows denote connections inside the FPGA, which use the AXI-Stream protocol [10]. Black arrows mark the connections to the rest of the prototype's hardware as well as to the computer used for monitoring and data logging.

ARM core 0 runs an operating system, which is used to set reference values and receives the system's setpoints via Ethernet. If valid, the reference values are written to the On-Chip Memory (OCM), which can be accessed from the other ARM core. ARM core 1 runs the high-level control, such as the main state machine of the MMC, as well as the energy controller and the voltage controller for the DC side. The energy balancing between

TABLE I FPGA RESOURCE UTILIZATION

Resource	Utilization	Available	Utilization (%)
LUT	28929	78600	36.8
LUTRAM	1916	26600	7.2
FF	40722	157200	25.9
BRAM	15	265	5.7
DSP	86	400	21.5

the arms of the MMC is part of the outer control loop of the cascade control approach and runs at 10 kHz. The inner control loop includes the current controllers and the feedforward voltage generation for the DC and the grid voltages. It is executed with an update rate of 100 kHzin the FPGA of the SoC. Thus, the control period is $T_c = 10 \,\mu\text{s}$, which is also used as the PWM period.

All the MMC cells are connected to one SoC, but due to physical space constraints, a second SoC is used for the IO signals for the contactors and the measurement of the grid voltages. The two systems are coupled with a high speed serial connection (GTX) with a net data rate of 5 Gbit/s. In a future design, a larger carrier board could implement the functionality of the second SoC, so only one SoC needs to be programmed. The main SoC has sufficient processing capacity and the resource utilization on the FPGA is low, as shown in Table I.

B. Current Controllers

1) Design: For the DC current, a PI controller is used, which is tuned using the magnitude optimum method [11, 12]. When employing classical control approaches such as PI control for the 50 Hz grid currents, they have to be used in a rotating reference frame (DQ) to ensure stationary accuracy and sufficient disturbance rejection capabilities. Alternatively, a proportional-resonant (PR) controller can be used in the stationary reference frame. The design of a PR controller seems more complicated than tuning a PI controller in the DQ system with well known methods, like the magnitude optimum method. Similar to [13, pp. 382–384], the equivalence of a PR controller in the stationary reference frame and a PI controller in the rotating reference frame is shown, so the same well established design methods can be applied.

The transfer functions of an ideal PI and an undamped PR controller are

$$G_{\rm c,PI}(s) = K_{\rm p} + \frac{K_{\rm i}}{s} \tag{3}$$

and

$$G_{\rm c,PR}(s) = K_{\rm p} + \frac{2K_{\rm i}s}{s^2 + \omega_0^2},$$
 (4)

respectively. If (4) is restructured as

$$G_{\rm c,PR}(s) = K_{\rm p} + \frac{K_{\rm i}(s+\omega_0) + K_{\rm i}(s-\omega_0)}{(s-\omega_0)(s+\omega_0)}$$
(5)

$$= \underbrace{\frac{K_{\rm p}}{2} + \frac{K_{\rm i}}{(s - \omega_0)}}_{G_{\rm c,PI,pos}} + \underbrace{\frac{K_{\rm p}}{2} + \frac{K_{\rm i}}{(s + \omega_0)}}_{G_{\rm c,PI,neg}}, \quad (6)$$

it can be seen, that the PR controller is equal to the sum of two PI controllers in reference frames that rotate in opposite directions. One PI controller frame rotates in the positive direction, while the other one rotates in the negative direction. For asymmetrical grid faults, where the negative sequence has to be controlled as well, the PR controllers require less implementation effort compared to two rotating reference frames with PI controllers and their decoupling. To overcome the more difficult parameter tuning for the PR controller, the similarity shown in (4) and (6) is used and the magnitude optimum is applied to determine the parameters K_p and K_i .

To improve the numerical stability, the damped version of the PR controller

$$G_{\rm c,PR,d}(s) = K_{\rm p} + \frac{2K_{\rm i}\omega_{\rm c}s}{s^2 + 2\omega_{\rm c}s + \omega_0^2} \tag{7}$$

is implemented in the FPGA as recommended in [14]. The additional damping factor ω_c affects the gain of the controller, especially at the nominal frequency. However, ω_c can be tuned to match the gain of the undamped PR controller in the rest of the frequency band by choosing $\omega_c = 1 \text{ rad/s}$, as shown in Fig. 8. For a better disturbance rejection, a different value of $\omega_c = 2\pi \text{ rad/s}$ is chosen, which is within the range of 5 rad/s to 15 rad/s, recommended by [14].

The internal current controllers have to control the balancing currents. These contain AC and DC components but have no high demands regarding disturbance rejection or stationary accuracy. So PI controllers are used.

The dedicated current controllers for each relevant component of the current vector \tilde{i}_{1-6} are shown in Fig. 9. The star * denotes reference values, which should be generated by the MMC. The high-level control generates the reference currents \tilde{i}_{1-5}^* . The measured currents i_{1-6} are transformed into the state space model with the transformation matrix **T**. The outputs of all controllers are combined with the feedforward voltages $\tilde{v}_{10 \text{ kHz}}^*$ from the high-level control (for pre charging purpose) and grid



Fig. 8. Disturbance transfer function of PR controller



Fig. 9. Cascade control structure

TABLE II PARAMETERS OF THE MMC

Parameter	Value	Parameter	Value
L	80 µH	$P_{\rm ac}$	$7\mathrm{kW}$
L_{a}	$20\mu\mathrm{H}$	$V_{\rm cell}$	$160\mathrm{V}$
$L_{\rm dc}$	$1\mu\mathrm{H}$	$V_{\rm dc}$	$460\mathrm{V}$
R	$70\mathrm{m}\Omega$	$V_{g,1-3}$	$230\mathrm{V}$
R_{a}	$20\mathrm{m}\Omega$	$I_{ m dc}$	$15.2\mathrm{A}$
$R_{\rm dc}$	$5\mathrm{m}\Omega$	$I_{\rm ac}$	$10.2\mathrm{A}$

feedforward voltage $\tilde{v}_{ac,1-2}^*$. The voltage vector \tilde{v}_{1-6}^* is then transformed back into the physical quantities and fed to the PW modulator.

2) Parameterization: For the calculation of the controllers' parameters, the values from Table II are used. The arm inductors L are selected to limit the current ripple for the internal currents. The inductors $L_{\rm a}$ and $L_{\rm dc}$ are selected for high dynamics. When the MMC should comply with grid standards, $L_{\rm a}$ has to be increased, a LCL-filter has to be used or an adjusted modulation scheme with an increased switching frequency should be carried out. Nevertheless, the low inductance of the prototype shows the capabilities of the control system, which can be useful in case of larger but saturating inductors.

In the prototype, a phase disposition PWM scheme is used. Two arms in one phase of the MMC use the same digital triangle carrier seen in Fig. 13. The maximum difference between the desired voltage and the actual full-bridge voltage occurs at a duty cycle of d = 0.5, because the unipolar modulation of the full-bridge cell allows three levels. Natural doubling of the PWM leads to an effective PWM period of $T_{\text{nat}} = \frac{T_c}{2} = 5 \,\mu\text{s}$. This PWM period in combination with the parameters of the MMC from Table II leads to a maximum current ripple of a single arm of

$$\Delta I = \Delta T \cdot V_{\text{cell}} \cdot \frac{1}{L} \tag{8}$$

$$= d \cdot \frac{T_{\rm c}}{2} \cdot (0.5 \cdot 160 \,{\rm V}) \cdot \frac{1}{80 \,\mu{\rm H}} = 2.5 \,{\rm A} \,. \tag{9}$$

This leads to a relative current ripple related to the nominal arm current in the nominal operating point at $\hat{I}_{ac} = 14.35 \text{ A}$ and $I_{dc} = 15.22 \text{ A}$ of

$$r = \frac{\Delta I}{I_{\rm arm,nom}} = \frac{\Delta I}{\frac{I_{\rm dc}}{3} + \frac{\hat{I}_{\rm ac}}{2}} = \frac{2.5 \,\text{A}}{12.2 \,\text{A}} = 20.4 \,\% \,. \tag{10}$$

C. Arm Control

The reference voltages from Fig. 9 have to be translated into gate signals for the semiconductors. As each element in the reference voltage vector v_{1-6}^* represents one arm voltage of the MMC, each arm can be processed in a separate block. This block is designed as an intellectual property core (IP core) in the FPGA development environment Xilinx Vivado. The IP core is called Arm control and is instantiated six times as it is indicated in Fig. 7. A sorting network in each core processes the actual cell voltages and chooses which cells contribute to the arm voltage in the next modulation period. The cell sorting is based on the deviation of the actual cell voltages and the desired cell voltage of the individual cell which can differ in case of connected battery modules. Each IP core also includes four fullbridge PW modulators, which run at 250 MHz and use a double data rate (DDR) register to allow a duty cycle time resolution of $2 \,\mathrm{ns}$, which is equivalent to $64 \,\mathrm{mV}$.

The Arm control IP core also includes an ADC interface for a 16 bit/5 MSps SAR ADC. The ADC samples a ± 50 A AMR current sensor, which has a 3 dB bandwidth of 1.5 MHz.

Fault handling capabilities:

The datasheet of the EPC2215 eGaN FET specifies a maximum pulse current of 162 A for $300 \,\mu s$ at $25 \,^{\circ}C$. The current sensor includes an internal overcurrent detection triggering at 60 A and disabling the gate driver enable signals of the respective arm within 200 ns, in case the FPGA fails. During normal operation, overcurrent conditions are detected in the FPGA.

In case of grid faults, like voltage drops, it is necessary to stay connected to the grid for up to 3s at 85% of the nominal grid voltage according to the grid codes [15]. In case of a voltage drop below 15%of the nominal voltage, the converters are allowed to disconnect from the grid. Otherwise, the converters have to stay connected for 150 ms if the grid voltage stays at 15% [15]. However, the voltage drop equals a huge disturbance from a control perspective. If the disturbance transfer function of the controller does not provide infinite damping, as it is the case with the damped PR controller shown in Fig. 8, the grid current will also deviate from the reference values.

In order to allow transient currents which occur immediately after the grid fault, a dynamic approach for the current limit detection is chosen. The components are designed to carry a continuous arm current $I_{\rm rms,cont} =$ 11 A_{rms} due to the passively cooled arm PCB shown in Fig. 1 and [4]. In the FPGA, a maximum arm current of 30 A is allowed for 2 µs, which equals to 10 ADC samples and avoids noise triggering an overcurrent fault. Based on the thermal capacity of the used EPC2215 GaN semiconductors [16], another limit, given as the extra loss energy $E_{\rm extra,max}$ is checked. This extra energy can be tolerated in the nominal operating point and increases the die temperature by 17 K. Assuming the die material is mainly composed of silicon, this energy calculates to:

$$E_{\text{extra,max}} = m_{\text{die}} \cdot c_{\text{silicon}} \cdot \Delta T \tag{11}$$
$$= 0.0080 \text{ g} \cdot 0.7 \quad J \quad 17 \text{ K} = 0.106 \text{ J}$$

$$= 0.0089 \,\mathrm{g} \cdot 0.7 \,\frac{\mathrm{g} \cdot \mathrm{K}}{\mathrm{g} \cdot \mathrm{K}} \cdot 17 \,\mathrm{K} = 0.106 \,\mathrm{J}$$
(12)

This assumption is safe, since it underestimates the extra energy. GaN has much higher density of $6.15 \,\mathrm{g \, cm^{-3}}$ compared to silicon with $2.33 \,\mathrm{g \, cm^{-3}}$, whereas the specific heat of GaN with $0.49 \,\mathrm{J \, kg^{-1} \, K^{-1}}$ is not that much smaller than silicon with $0.7 \,\mathrm{J \, kg^{-1} \, K^{-1}}$.

The FPGA estimates the dissipated power in the semiconductors using the arm currents in every control



Fig. 10. Dynamic current limit for each arm

step k. In the nominal operating point, a die resistance of $R_{\text{DS(on)}} = 10 \text{ m}\Omega$ is assumed. If the power exceeds the nominal power loss, the extra amount

$$P_{\text{extra}}[k] = R_{\text{DS(on)}} \cdot (i[k]^2 - I_{\text{rms,cont}}^2) \qquad (13)$$

accumulates according to the following equation:

$$E_{\text{extra}}[k] = \max\left\{ (E_{\text{extra}}[k-1] + P_{\text{extra}}[k] \cdot T_{\text{c}}), 0 \right\}$$
(14)

If $E_{\text{extra}}[k]$ rises above $E_{\text{extra,max}}$, a current fault condition is triggered.

The resulting time current limitation is shown in Fig. 10. If no other current, like circulating or DC side current flows in the MMC, both arms of each phase can provide nearly $36 A_{\rm rms}$ for two $50 \,\rm Hz$ grid periods. With a more detailed thermal model, this value could be further increased, but the used technique provides a fast solution to provide overcurrents, despite the passively cooled and very small GaN chips, measuring only $4.6 \,\rm mm \ x \ 0.518 \,\rm mm.$

D. Grid Voltage Detection

To provide stable grid phase and frequency detection in grid following and also grid forming control, a tracking mechanism is needed. A Second-Order Generalized-Integrator Frequency-Locked-Loop (SOGI-FLL) is used to detect grid voltage, grid frequency and phase angle [17]. The SOGI-FLL provides stable tracking and fast response in case of symmetrical, asymmetrical and distorted grid faults. However, there is always a trade-off between stable phase information, and the response time of the grid voltage detection.

In case of a hard single phase voltage drop to 20% of the nominal value, the response of the SOGI-FLL grid voltage estimation nearly matches the grid after 10 ms, as shown in Fig. 11.



Fig. 11. Response of the SOGI-FLL to a single phase voltage drop



Fig. 12. Transition function of the feedforward selector

During this adjustment period, there would be a large feedforward voltage error. To minimize the disturbance for the PR controller, a linear transition function to a direct feedforward is implemented. The transition function blends the output of the SOGI-FLL with the measured grid voltage, depending on the deviation between both. The transition is shown in Fig. 12. At an error of $500 \,\mathrm{V}$ the slope reaches its maximum and only the actual grid voltage is used as the feedforward signal. This may destabilize the system in case of weak grids, because the direct feedback resulting from the voltage drop at the grid impedance closes a weakly damped control loop. In the future, the problem will be solved by increasing the systems output filter, which is also necessary to lower the switching current ripple at the output and comply with the grid codes.



Fig. 13. FPGA control execution process

E. Controller Timing

To achieve a dynamic system response, the control system is designed with minimum latency. The FPGA control execution process is timed with the triangular PWM counter shown in Fig. 13. The deadtime for the controller design can be reduced to one 100 kHz PWM period. Besides the PWM triangle counter which runs at 250 MHz, the control logic in the FPGA uses a 100 MHz clock resource to simplify timing constraints.

The *MMC control* block in Fig. 7 controls all FPGA operations and is triggered when the PWM counter reaches its maximum value.

The modulation period can be divided into seven events:

- 1) The *tready* AXI signal of the PW modulator starts the process counter, which waits for 340 clock cycles.
- 2) 16 samples of the current measurement are acquired from each *Arm control* core.
- The mean values of the current samples from each arm are calculated. Multiplication of these values with the transformation matrix T is started. Once that is finished, the current controllers are executed.
- 4) The SOGI-FLL is triggered and takes 200 clock cycles.
- 5) All voltages \tilde{v}_{1-6}^* are calculated and the inverse transformation \mathbf{T}^{-1} is executed to get the set point values of the arm voltages v_{1-6}^* .
- 6) The arm symmetry controller is started. The sorting network determines the cells to be used for the arm voltage generation. It takes 41 cycles to finish, including the duty cycle calculation.
- 7) The PWM duty cycles are loaded into the modulator and the process counter is restarted.

IV. EXPERIMENTAL RESULTS

A. Prototype Setup

To validate the control design, measurements with the MMC prototype [4] in Fig. 6 and a 30 kVA PHIL







Fig. 15. Zoomed view of symmetric grid fault

grid emulator from Spitzenberger & Spies are carried out. The emulator is programmed to emulate a 400 V, 50 Hz three-phase grid with an impedance of $100 \text{ m}\Omega$ and $100 \text{ \mu}\text{H}$.

The grid currents are measured with the TCP312 100 MHz current probe from Tektronix, which supports a continuous current of 30 A and a peak current of 50 A for $10 \,\mu\text{s}$.

B. Prototype Measurements

The MMC is running in Static Synchronous Compensator (STATCOM) mode with a reactive current of 5 A. In Fig. 14, a symmetric grid fault is shown, where the voltage drops to 20 % in the middle of the graph. The fault occurs exactly at the maximum of $v_{g,1}$. Thus, phase one shows the most interesting transients. The MMC is programmed to restore the setpoint of 5 A immediately, but it would be also possible to set the current to zero as it is required in the grid code [15]. In Fig. 15, it can be seen that the phase current rises up to nearly 40 A within two control periods due to the low impedance between the grid emulator and the voltage sources of the MMC. However, the disturbance rejection of the PR controllers, the grid-voltage feedforward selector and the dynamic current limit avoid tripping of an inverter fault and keep the inverter within its safe operating area.

While this response may be appropriate from a control design perspective, it may not necessarily be desired from the perspective of a grid system operator. The fast response allows the MMC to stay connected to the grid in case of grid fault and thereby provides the basis to meet the grid code [15]. However, according to [18], grid converters should provide an instantaneous response during abnormal grid conditions. Thus, a behaviour similar to a synchronous machine is desired, where the converter keeps delivering high currents in a fault condition to trip fuse elements within the grid. These features can be implemented in the future, while this work demonstrates the dynamics of the PR controller and the adapted feedforward control.

V. CONCLUSION

This paper demonstrates that a mathematical decoupling of the physical values of the MMC simplifies the control design. The current controllers for the AC side and the DC side can be designed independently. It was shown, that PR controllers can be used for the grid current control, as they are mathematically equivalent to two PI controllers in rotating reference frames. This reduces the implementation effort.

The paper also showed the partitioning of the control implementation on a SoC, where the highly dynamic parts are implemented on an FPGA and the slower, but more complex parts of an MMC control are implementend on the ARM processor.

Finally, an MMC prototype was used to verify the dynamic response of the implemented control with a hard grid fault in the microsecond range, emulated by a PHIL grid emulator.

REFERENCES

 R. Marquardt, A. Lesnicar, and J. Hildinger, "Modulares Stromrichterkonzept für Netzkupplungsanwendungen bei hohen Spannungen," Jan. 2002.

- [2] C. B. Barth, T. Foulkes, W. H. Chung, T. Modeer, P. Assem, P. Assem, Y. Lei, and R. C. N. Pilawa-Podgurski, "Design and control of a gan-based, 13-level, flying capacitor multilevel inverter," in 2016 IEEE 17th Workshop on Control and Modeling for Power Electronics (COMPEL), 2016, pp. 1–6.
- [3] T. Modeer, C. B. Barth, N. Pallo, W. H. Chung, T. Foulkes, and R. C. N. Pilawa-Podgurski, "Design of a gan-based, 9-level flying capacitor multilevel inverter with low inductance layout," in 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), 2017, pp. 2582–2589.
- [4] P. Kiehnle, P. Himmelmann, and M. Hiller, "Gan-based modular multilevel converter for lowvoltage grid enables high efficiency," in 2022 24th European Conference on Power Electronics and Applications (EPE'22 ECCE Europe), 2022, pp. 01–07.
- [5] M. Schnarrenberger, D. Braeckle, and M. Braun, "Hybrid control approach for fast switching mmcs," *The Journal of Engineering*, vol. 2019, Jun. 2019.
- [6] D. Braeckle, P. Himmelmann, L. Gröll, V. Hagenmeyer, and M. Hiller, "Energy pulsation reduction in modular multilevel converters using optimized current trajectories," *IEEE Open Journal of Power Electronics*, vol. 2, pp. 171–186, 2021, 37.12.01; LK 01.
- [7] M. Schnarrenberger, F. Kammerer, M. Gommeringer, J. Kolb, and M. Braun, "Current control and energy balancing of a square-wave powered 1ac-3ac modular multilevel converter," in 2015 IEEE Energy Conversion Congress and Exposition (ECCE), 2015, pp. 3607–3614.
- [8] D. Bräckle, "State space modelling and control of the modular multilevel converter," 37.12.03; LK 01, Ph.D. dissertation, Karlsruher Institut für Technologie (KIT), 2021, 206 pp.
- [9] B. Schmitz-Rode, L. Stefanski, R. Schwendemann, S. Decker, S. Mersche, P. Kiehnle, P. Himmelmann, A. Liske, and M. Hiller, "A modular signal processing platform for grid and motor control, hil and phil applications," in 2022 International Power Electronics Conference (IPEC-Himeji 2022 - ECCE ASIA), 2022.
- [10] ARM. "AMBA AXI and ACE Protocol Specification." (2013), [Online]. Available: https:// developer.arm.com/documentation/ihi0022/e/.

- [11] R. Hanus, "Determination of controllers parameters in the frequency domain," *Journal A*, vol. XVI, pp. 128–138, Jan. 1975.
- [12] J. Umland and M. Safiuddin, "Magnitude and symmetric optimum criterion for the design of linear control systems: What is it and how does it compare with the others?" *IEEE Transactions on Industry Applications*, vol. 26, no. 3, pp. 489–497, 1990.
- [13] R. Teodorescu, M. Liserre, and P. Rodriguez, Grid Converters for Photovoltaic and Wind Power Systems. John Wiley & Sons, Limited, 2011.
- [14] R. Teodorescu, F. Blaabjerg, M. Liserre, and P. Loh, "Proportional-resonant controllers and filters for grid-connected voltage-source converters," *Electric Power Applications, IEE Proceedings -*, vol. 153, pp. 750–762, Oct. 2006.
- [15] VDE. "VDE-AR-N 4105 Anwendungsregel:2018-11 Erzeugungsanlagen am Niederspannungsnetz." (Nov. 2018), [Online]. Available: https://www. vde-verlag.de/normen/0100492/vde-ar-n-4105anwendungsregel-2018-11.html.
- [16] EPC2215: 200 V, 162 A enhancement-mode gan power transistor, EPC, 2020.
- [17] P. Rodriguez, A. Luna, I. Candela, R. Teodorescu, and F. Blaabjerg, "Grid synchronization of power converters using multiple second order generalized integrators," in 2008 34th Annual Conference of IEEE Industrial Electronics, 2008, pp. 755–760.
- [18] R. Rosso, X. Wang, M. Liserre, X. Lu, and S. Engelken, "Grid-forming converters: An overview of control approaches and future trends," in 2020 IEEE Energy Conversion Congress and Exposition (ECCE), 2020, pp. 4292–4299.

APPENDIX

A. Transformation Matrices

$$\mathbf{T} = \begin{bmatrix} \frac{1}{\sqrt{6}} & \frac{1}{\sqrt{6}} & \frac{1}{\sqrt{6}} & \frac{1}{\sqrt{6}} & \frac{1}{\sqrt{6}} & \frac{1}{\sqrt{6}} & \frac{1}{\sqrt{6}} \\ -\frac{1}{\sqrt{6}} & -\frac{1}{\sqrt{6}} & -\frac{1}{\sqrt{6}} & \frac{1}{\sqrt{6}} & \frac{1}{\sqrt{6}} & \frac{1}{\sqrt{6}} \\ \frac{1}{2} & -\frac{1}{2} & 0 & -\frac{1}{2} & \frac{1}{2} & 0 \\ \frac{1}{2\sqrt{3}} & \frac{1}{2\sqrt{3}} & -\frac{1}{\sqrt{3}} & -\frac{1}{2\sqrt{3}} & -\frac{1}{2\sqrt{3}} & \frac{1}{\sqrt{3}} \\ -\frac{1}{2} & \frac{1}{2} & 0 & -\frac{1}{2} & \frac{1}{2} & 0 \\ -\frac{1}{2\sqrt{3}} & -\frac{1}{2\sqrt{3}} & \frac{1}{\sqrt{3}} & -\frac{1}{2\sqrt{3}} & -\frac{1}{2\sqrt{3}} & \frac{1}{\sqrt{3}} \end{bmatrix}$$
$$\mathbf{T}_{ac} = \begin{bmatrix} -1 & 1 & 0 \\ -\frac{1}{\sqrt{3}} & -\frac{1}{\sqrt{3}} & \frac{2}{\sqrt{3}} \end{bmatrix}$$

B. Transformed System Matrices

$$\begin{split} \tilde{v}_{1-6} &= \begin{bmatrix} \tilde{v}_0 \\ \tilde{V}_{\mathrm{dc}} \\ \tilde{v}_{\mathrm{int},1} \\ \tilde{v}_{\mathrm{int},2} \\ \tilde{v}_{\mathrm{ac},1} \\ \tilde{v}_{\mathrm{ac},2} \end{bmatrix} \\ \tilde{i}_{1-6} &= \begin{bmatrix} \tilde{i}_0 \\ \tilde{i}_{\mathrm{dc}} \\ \tilde{i}_{\mathrm{int},1} \\ \tilde{i}_{\mathrm{int},2} \\ \tilde{i}_{\mathrm{ac},1} \\ \tilde{i}_{\mathrm{ac},2} \end{bmatrix} \end{split}$$