[VHDL Crash Course] Processes in VHDL - How to model sequential Algorithms

Modeling sequential behavior in VHDL can be done by using processes. In this tutorial we introduce the basic structure of processes in VHDL and also explain the difference between signals and variables.