

OPEN ACCESS

High voltage monolithic pixel sensor in 55 nm technology

To cite this article: H. Zhang *et al* 2025 *JINST* **20** C03023

View the [article online](#) for updates and enhancements.

You may also like

- [A review of advances in pixel detectors for experiments with high rate and radiation](#)
Maurice Garcia-Sciveres and Norbert Wermes
- [Performance of capacitively coupled active pixel sensors in 180 nm HV-CMOS technology after irradiation to HL-LHC fluences](#)
S Feigl
- [A 1.2 V dual-channel 10 bit pipeline ADC in 55 nm CMOS for WLAN receivers](#)
Zheng Gong, , Xueqing Hu et al.

UNITED THROUGH SCIENCE & TECHNOLOGY



The Electrochemical Society
Advancing solid state & electrochemical science & technology

248th ECS Meeting

Chicago, IL
October 12-16, 2025
Hilton Chicago



**Science +
Technology +
YOU!**

Abstract submission
deadline extended:
April 11, 2025

SUBMIT NOW

RECEIVED: November 5, 2024

REVISED: January 14, 2025

ACCEPTED: February 21, 2025

PUBLISHED: March 18, 2025

TOPICAL WORKSHOP ON ELECTRONICS FOR PARTICLE PHYSICS
UNIVERSITY OF GLASGOW, SCOTLAND, U.K.
30 SEPTEMBER–4 OCTOBER 2024

High voltage monolithic pixel sensor in 55 nm technology

H. Zhang ,* T. Hirono, Y. Su, R. Dong and I. Peric

*Institute for Data Processing and Electronics, Karlsruhe Institute of Technology,
Hermann-von-Helmholtz-Platz 1, 76344 Eggenstein-Leopoldshafen, Karlsruhe, Germany*

E-mail: hui.zhang@kit.edu

ABSTRACT. The Monolithic Active Pixel Sensors (MAPS) implemented in high-voltage CMOS (HVC MOS) technology are suitable for tracking of high-energy particles in particle physics experiments. To explore performance improvements in smaller technology nodes, a prototype of the next-generation HVC MOS sensor has been done using 55 nm high-voltage technology. This technology offers the benefits of smaller feature size and reduced power consumption.

KEYWORDS: Analogue electronic circuits; Front-end electronics for detector readout; Solid state detectors

*Corresponding author.



Contents

1	Introduction	1
2	Chip architecture	1
3	Pixel electronics	2
3.1	Charge sensitive amplifier	2
3.2	Comparator	3
3.3	Novel addressing scheme	3
3.4	Pixel groups	4
4	Measurement results	4
5	Conclusion and outlook	6

1 Introduction

Particle detectors made of silicon have been widely used in experimental particle physics for many years. The HVCMOS sensors employ commercial HV-CMOS chip production technologies and allow combining the sensors with readout electronics on the same chip [1]. HVCMOS pixel sensors are based on deep n-well in p-substrate diodes, with the readout electronics embedded in the deep n-well. The negative bias voltage applied to the p-substrate generates the depletion region and accelerates the charge collection by drift (~ 1 ns).

A lot of HVCMOS sensors [2–4] have been designed in 180 nm–130 nm processes. Exploration of a smaller technology node with improved performances, such as smaller feature size and reduced power consumption is required for future applications. In this article, an implementation of an HVCMOS sensor in a 55 nm HVCMOS technology has been presented. A prototype chip named CEPCPix1 has been implemented in 55 nm HVCMOS technology with low resistivity substrate ($\sim 10 \Omega \text{ cm}$). The application can be one particle physics experiment, such as CEPC or LHCb.

This paper is organized into 5 sections. Section 2 describes the overall CEPCPix1 chip architecture. Section 3 describes the pixel structure including its components. Section 4 shows some measurement results. Section 5 gives the conclusion.

2 Chip architecture

The CEPCPix1 pixel detector is a system-on-chip which contains 26×26 pixels with size of $25 \mu\text{m} \times 25 \mu\text{m}$. The whole chip area is about $1.25 \text{ mm} \times 1.25 \text{ mm}$. Every pixel contains a deep n-well as sensor electrode. The size of the deep n-well is $16.7 \mu\text{m} \times 16.4 \mu\text{m}$. The digital readout part is spatially separated from the pixels and placed at the bottom of the chip. The approach of separating the digital part from the analog pixel electronics has several advantages: the noise caused by digital

Each pixel also contains a capacitive injection circuit based on capacitor C_{inj} (figure 1) to generate test signals which allows fast testing and commissioning the sensor chip. The output of the CSA in one pixel per column is connected to the analog multiplexer and an analog output pad.

Compared to older designs in 180 nm technology, the simulated current consumption is very small. The current flow through CSA is $1\ \mu\text{A}$, and through comparator is $\sim 500\ \text{nA}$. Therefore, the total power consumption per pixel is below $2\ \mu\text{W}$.

3.2 Comparator

The output signal from the high pass filter (CR-filter in figure 1) — OutAC — is fed into a simple comparator with tune DAC. The DC voltage at the comparator input is defined by the voltage BL. The AC-coupling between the CSA and the comparator prevents this base line variations at the amplifier output influence the threshold. These variations would contribute to the input referred threshold mismatch. The output of the 3-bit current steering DAC is applied for threshold tuning. By adding a programmable offset, we act against threshold variations. The tune-DAC current step can be adjusted using an 8-bit bias-DAC placed at the chip periphery. The signal $q < 2 >$ (stored in a RAM cell) is used to disable the comparator.

3.3 Novel addressing scheme

To test and verify various readout techniques, two readout methods are designed in this chip. The left-most 2 columns use digital design (address is encoded digitally) while the other 24 columns use analog readout (address is encoded as amplitude).

Figure 2 shows the novel addressing scheme. The output of the comparator is connected to 4 output stages in each pixel. All four output stages are used in the case of digital readout and only two in the case of analog readout. The output stage generates a current, and the current is sent via address bus to the impedance amplifier. Therefore, the address line has a constant potential, there is no cross talk to the sensor n-well. The current of the output stage is programmable.




Figure 2. Novel addressing scheme.

3.4 Pixel groups

Since the pixel is very small ($25\ \mu\text{m} \times 25\ \mu\text{m}$), we can expect that one particle hit causes signals in many pixels. The most probable cluster size (number of simultaneously hit pixels) is up to 4 pixels.

Therefore we divide the pixel matrix into 2×2 pixel groups. The pixels in a group are labeled as A, B, C and D. Every pixel in a group A, B, C and D has its own address output. In this way we avoid that address-signals mix if a particle causes signals in two or more pixels of one cluster.

In the case of analog columns, two output drivers per pixel are used. Since there are four pixel groups (A, B, C and D), there are in total eight output lines A_x, B_x, C_x, D_x and A_y, B_y, C_y, D_y . The outputs “x” of different columns have different amplitudes, the outputs “y” of different rows also have different amplitudes. By measuring the amplitudes of the ABCD-outputs, we can determine the row and column of hit pixel. In case of digital columns, 4 output drivers per pixel are used: $\text{Addr}(0:3)$. These four digital signals encode the address. When a pixel gets hit, it generates its address code of a certain pulse length which depends on hit signal amplitude. The addresses are binary coded, code $\text{Addr}(0:3) = 0000$ is not used. Therefore, a hit is detected when at least one address output becomes logic 1. For readout of 15 pixels, 4 address lines are needed. As described above, the pixels of one group (A, B, C and D) have its own 4-bit address bus. The total number of digital address lines is 16: $\text{AddrA}(0:3)$, $\text{AddrB}(0:3)$, $\text{AddrC}(0:3)$ and $\text{AddrD}(0:3)$.

Processing of addresses. The analog column outputs are connected directly to pads and will be amplified through an impedance amplifier on the PCB and analyzed with an oscilloscope.

The 16 digital column outputs are connected to the impedance amplifiers placed on chip followed by level shifters. The digital part consists of 4 “time stamp (TS) groups” (time measurement modules), readout control unit (RCU), serializer and configuration block. The time measurement module receives the address, generates a hit pulse (as OR function of address bits) and measures the rising and trailing edge timestamps.

The drive voltages for output stages are generated by internal DACs. The output stage of each analog output group is driven by a certain voltage according to its position. The drive voltages are arranged in sequence order from the left to right in X dimension and bottom to top in Y dimension. In this case, each group is coded with a unique output amplitude to indicate its position.

A timestamp measurement unit detects the hit pulse and measures leading and trailing timestamps as well as captures address information. The timing is controlled by three parameters: `capture_position`, `check_position` and `detect_max_length`. When a pixel is hit, its address is sent to the address bus. When the counter reaches the `capture_position`, the address information is captured. When the counter reaches the `check_position`, the address is captured again in comparison with the previous. A mismatch triggers an error bit for overlapping hits. This check procedure only operates when the trailing edge is not detected. The check position value is set according to the pulse length and the rate of overlapping hits. And it should be bigger than `capture_position`.

4 Measurement results

We first used charge injections to calibrate the chip, with the analog output monitored via an oscilloscope. Capacitance C_{inj} can be estimated by using the parasitic capacitance extraction tool. The measurement result is shown in figure 3. The shows the analog output signal versus different injection amplitudes.




Figure 3. The analog output signal versus different injection amplitude.

To complement the tests with charge injections, the sensor was tested with ^{55}Fe and ^{90}Sr radioactive sources.

Figure 4 shows the histogram of analog output signals when the chip is irradiated with ^{55}Fe radioactive source. The larger peak corresponds to the photons from $K\alpha$ emission with an energy of 5.9 keV, that generate in silicon about 1640 electron-hole pairs. The peak is at nearly 73 mV and the sigma of the Gaussian fit is 2.6 mV. The corresponding equivalent noise charge is 58 e.




Figure 4. Histogram of analog output signals when the chip is irradiated with ^{55}Fe radioactive source.

A similar measurement has been done with a ^{90}Sr source emitting β -particles (electrons). The measurement result is shown in figure 5. A depletion voltage of 30 V has been applied. The most probable value (MPV) of the distribution is around 50 mV. Calibrated from the results of the ^{55}Fe , we obtain that the MPV is around 1100 e. The depletion depth is estimated to be about 10 μm .




Figure 5. Spectrum of the β -particles irradiated by a ^{90}Sr radioactive source.

5 Conclusion and outlook

A monolithic active pixel detector named CEPCPix1 has been implemented with a 55 nm HVC MOS technology with low resistivity substrate ($\sim 10 \Omega\text{cm}$). This chip is designed as a prototype to evaluate suitability of the 55 nm technology for sensor design. The CEPCPix1 chip consists of a pixel matrix, a digital readout module and auxiliary blocks, such as bias DACs. The pixel matrix is composed of 26×26 pixels and each pixel size is $25 \mu\text{m} \times 25 \mu\text{m}$. Additionally, in this prototype, both analog and digital readout is designed. In analog readout, the pixel addresses are recognized by different amplitudes set by internal DACs. In digital readout, the pixel addresses are binary encoded. In both methods, the number of address lines is largely decreased compared to previous HVC MOS designs. The functionality tests have been performed. Equivalent noise charge of 58 e and a β -particle particle signal (most probable value, ^{90}Sr) of 1100 e have been measured. High resistivity substrates ($> 1 \text{ k}\Omega\text{cm}$) can be offered by the foundry as well. We expect higher signals with chips implemented on high resistivity substrates in the next design iterations.

Acknowledgments

We would like to thank our colleagues from institute of high energy physic, Beijing, China for their invaluable support in providing us with the 55 nm design technology and enabling the chip tape-out.

References

- [1] I. Perić, *A novel monolithic pixelated particle detector implemented in high-voltage CMOS technology*, *Nucl. Instrum. Meth. A* **582** (2007) 876.
- [2] I. Perić et al., *High-Voltage CMOS Active Pixel Sensor*, *IEEE J. Solid State Circuits* **56** (2021) 2488.
- [3] I. Perić et al., *High-voltage pixel detectors in commercial CMOS technologies for ATLAS, CLIC and Mu3e experiments*, *Nucl. Instrum. Meth. A* **731** (2013) 131.
- [4] H. Zhang, T. Hirono and I. Perić, *A high time resolution and high dynamic range ASIC for the micro-vertex detector in the PANDA experiment*, *2024 JINST* **19** P02036.
- [5] Y. Su, *Development of Integrated Circuits in 55 nm CMOS Technology*, M.Sc. Thesis, Institute for Data Processing and Electronics, Karlsruhe Institute of Technology, Germany (2024).