KIT | KIT-Bibliothek | Impressum | Datenschutz

A Load Model to Reduce Computational Effort in Real-Time Simulation of Asymmetrical Short Circuits

Iurlaro, Cosimo ; Rajashekaraiah, Karthik ORCID iD icon 1; Carne, Giovanni De ORCID iD icon 1; Bruno, Sergio
1 Institut für Technische Physik (ITEP), Karlsruher Institut für Technologie (KIT)

Abstract (englisch):

Transient analyses of electrical networks demand highly accurate models to represent component behavior precisely, thereby increasing the computational burden of simulations. This aspect becomes critical when conducting real-time simulations, such as Hardware-in-the-Loop, as the computational weight of the models can make some case studies unfeasible and require increasingly powerful devices, significantly raising the cost of real-time test systems. This paper proposes a low computational cost approach to model single-phase dynamic resources for stationary and dynamic power system analyses. The strategy is based on the instantaneous p-q theory and avoids heavy blocks/calculations such as Root-Mean-Square, Phase-Locked-Loop, and abc-dq0 coordinate transformations. Moreover, a Single-Phase P-Q Theory-based Dynamic Load
model is introduced and validated on Matlab/Simulink platform under severe transient network conditions, namely LG and LL asymmetrical short circuits. The model is compared with static
and dynamic load models of the simulation platform.


Verlagsausgabe §
DOI: 10.5445/IR/1000186436/pub
Veröffentlicht am 04.11.2025
Originalveröffentlichung
DOI: 10.1109/PowerTech59965.2025.11180542
Cover der Publikation
Zugehörige Institution(en) am KIT Institut für Technische Physik (ITEP)
Publikationstyp Proceedingsbeitrag
Publikationsdatum 29.06.2025
Sprache Englisch
Identifikator ISBN: 979-83-315-4397-6
KITopen-ID: 1000186436
HGF-Programm 37.12.03 (POF IV, LK 01) Smart Areas and Research Platforms
Erschienen in 16th IEEE Kiel PowerTech, 29th 2025 -3rd July 2025
Veranstaltung 16th IEEE PowerTech (2025), Kiel, Deutschland, 29.06.2025 – 03.07.2025
Verlag Institute of Electrical and Electronics Engineers (IEEE)
Seiten 1–6
Projektinformation HGF, HGF IVF2016 TALENT, VH-NG-1613
Schlagwörter Instantaneous p-q theory, dynamic load modeling, single-phase load model, real-time simulation, asymmetrical faults, low computational burden.
Nachgewiesen in Scopus
OpenAlex
Dimensions
KIT – Die Universität in der Helmholtz-Gemeinschaft
KITopen Landing Page