KIT | KIT-Bibliothek | Impressum | Datenschutz

Temporal Reference Scouting Logic for PVT Reliable Logic Computation-in-Memory

Siddaramu, Shanmukha Mangadahalli 1; Nezhadi, Ali ORCID iD icon 1; Mayahinia, Mahta 1; Ozev, Sule; Tahoori, Mehdi B. 1
1 Institut für Technische Informatik (ITEC), Karlsruher Institut für Technologie (KIT)

Abstract:

Non-volatile memory (NVM) based Compute-in-Memory (CiM) enables energy-efficient in-situ execution of logic operations. However, its reliability is severely degraded by process, voltage, temperature (PVT) variations, IR-drop, aging, and sensing offsets. Scouting logic-based Boolean operations, which determine the results by comparing the data column against a reference threshold, are particularly vulnerable because the conventional reference is generated from static resistance blocks and therefore cannot track PVT-induced shifts in the data path, leading to unacceptably large bit-error rate (BER). We propose Temporal-Reference Scouting Logic (TRSL), a capacitor-based calibration scheme that derives the reference directly from the same devices used for the logic operation. A threshold pattern is temporarily written, sampled onto a capacitor, overwritten by operand data, and then compared while accounting for predictable leakage. Since the reference voltage and the data voltage are generated from the same devices in consecutive cycles, TRSL cancels device variability and naturally tracks PVT drift. Thereby reducing BER by ≈3 orders of magnitude, enabling reliable NVM–CiM logic. ... mehr


Originalveröffentlichung
DOI: 10.1109/VTS69484.2026.11563400
Zugehörige Institution(en) am KIT Institut für Technische Informatik (ITEC)
Publikationstyp Proceedingsbeitrag
Publikationsdatum 27.04.2026
Sprache Englisch
Identifikator ISBN: 979-8-3315-6337-0
ISSN: 2375-1053
KITopen-ID: 1000195152
Erschienen in 2026 IEEE 44th VLSI Test Symposium (VTS)
Veranstaltung 44th IEEE VLSI Test Symposium (VTS 2026), Napa, CA, USA, 27.04.2026 – 29.04.2026
Verlag Institute of Electrical and Electronics Engineers (IEEE)
Seiten 1–7
Externe Relationen Siehe auch
Schlagwörter Compute-in-Memory (CiM), Scouting Logic, STTMRAM, ReRAM, PVT Analysis
Nachgewiesen in Scopus
OpenAlex
KIT – Die Universität in der Helmholtz-Gemeinschaft
KITopen Landing Page