



Prototype active silicon sensor in LFoundry 150nm HV/HR-CMOS technology for ATLAS Inner Detector Upgrade

Centre de Physique des Particules de Marseille:


M. Barbero, P. Breugnon, S. Godiot, J. Liu, P. Pangaud, A. Rozanov,
A. Wang

Karlsruhe Institute of Technology:



I. Peric

University of Bonn:

L. Gonella, T. Hemperek, T. Hirono, F. Hügging, H. Krüger,
P. Rymaszewski, N. Wermes



- Introduction
- Description of the design
- Measurement results
- Next prototypes
- Summary



	ALICE-LHC	ILC	ATLAS-LHC	ATLAS-HL-LHC	
				Outer	Inner
Timing [ns]	20 000	350	25	25	25
Particle rate [kHz/mm ²]	10	250	1000	1000	10000
Fluence [n _{eq} /cm ²]	> 10 ¹³	10 ¹²	2x10 ¹⁵	10 ¹⁵	2x10 ¹⁶
Ion. Dose [Mrad]	0.7	0.4	80	50	>500

Monolithic CMOS


Not decided

Passive CMOS sensor + R/O chip

- Study charge collection
- Passive sensor for hybrid detector
- Possible cost advantage if performance is the same as traditional sensor




Sensor




R/O chip

Active CMOS sensor + R/O chip

- CCPD hybrid detector
- Possible on-sensor functionality like subpixel encoding




Diode + preamp



R/O chip


Active CMOS sensor with standalone R/O

- DMAPS – Depleted Monolithic Active Pixel Sensor
- Significant cost reduction
- Suitable for outer layers



Diode + Amp + Digital

Depletion width in silicon for pn-diode




ATLAS requires fast and radiation tolerant sensor with good SNR, which makes wide depletion zone desirable.

$$\text{Depletion width } d \propto \sqrt{U_{bias} \cdot \rho_{substrate}}$$


- $Q_{collected} \propto d$
- $C_{det} \propto \frac{1}{d}$ (important for CSA)
- Wider depletion zone → more drift, less diffusion

TCAD simulation assuming the same bias voltage and 20μm of Si.




LFoundry CMOS3E:

- 150nm CMOS
- 2kΩcm p-type bulk
- Deep NWell available
- HV process
- Thinning and back size metallization possible



LFoundry CMOS3E:


- 150nm CMOS
- 2kΩcm p-type bulk
- Deep NWell available
- HV process
- Thinning and back size metallization possible



Sensors:


Version A

Larger fill factor , larger sensor capacitance




Version B




Smaller fill factor , smaller sensor capacitance






- All pixels have the same electronics
- Pixels can be tuned using:
 - Local DAC for T_h
 - Global DACs and bias voltages (CSA current, comparator current, output signal amplitude, etc.)




- All pixels have the same electronics
- Pixels can be tuned using:
 - Local DAC for Th
 - Global DACs and bias voltages (CSA current, comparator current, output signal amplitude, etc.)




- All pixels have the same electronics
- Pixels can be tuned using:
 - Local DAC for Th
 - Global DACs and bias voltages (CSA current, comparator current, output signal amplitude, etc.)




- Pixel size is $33\mu\text{m} \times 125\mu\text{m}$ (FEI4 pixels are $50\mu\text{m} \times 250\mu\text{m}$)
- Pixels organised into groups of 6
- Each group is connected to 2 pixels of FEI4
- Distinction between pixels in group through amplitudes of output signals



- Pixel size is $33\mu\text{m} \times 125\mu\text{m}$ (FEI4 pixels are $50\mu\text{m} \times 250\mu\text{m}$)
- Pixels organised into groups of 6
- Each group is connected to 2 pixels of FEI4
- Distinction between pixels in group through amplitudes of output signals





- Chip size is $5\text{mm} \times 5\text{mm}$
- Configuration of global DACs and pixels done via shift register
- Pixels can be readout with R/O chip or standalone using the shift register
- Output of each pixel's CSA and comparator can be monitored (one pixel at a time)
- Two chip versions (one for each sensor type) with different flavours of pixels
- Submitted in September 2014






Pixel matrix – versions A and B

Version A
(3 flavors)




Version B
(12 flavors)



Single pixel gain and noise



Version A

- Bias: -111.8V
- Source: ^{55}Fe




Version B

- Bias: 20V
- Source: ^{55}Fe




T. Hirono




Noise and gain were comparable with the simulation results.

Gain and noise maps of version B

- Measured with pulse injection ($250 \text{ mV} \approx 3000 e^-$)
- No significant difference between flavors in terms of gain
- Pixels with resistor bias are noisier (before irradiation)




T. Hirono




Charge spectra (3.2 GeV e⁻ beam)


Version A




Collected charge [ke⁻]




Version B



Collected charge [ke⁻]






T. Hirono



- Version A matched to the calculation of a simple p-n silicon diode of 2k $\Omega\text{ cm}$
- Depletion of Version B behaves differently because of its complex structure





Time walk measurement



T. Hirono

- Time walk of version B was measured using 3.2 GeV electrons

Time walk measurement




- Time walk of version B was measured using 3.2 GeV electrons
- Fraction of “in-time (25ns)” hits
 - Low threshold : 79%
 - High threshold : 91%
- Needs to be improved in next prototype

T. Hirono

Radiation tolerance (TID)

- Gain and noise of readout measured before and after X-ray ($\sim 60\text{keV}$) irradiation
- TID: 50Mrad (outer layer of ATLAS-HL-LHC)
- Flavors of CSA feedback (version A)
 - Normal ($L=0.9\mu\text{m}$)
 - Long ($L=1.5\mu\text{m}$)
 - ELT ($W\approx 2.4\mu\text{m}, L\approx 0.16\mu\text{m}$)
- Readout works after irradiation
 - Gain degraded to 70-80%
 - Approx. twice larger noise
- No significant differences between flavors
- More irradiation studies are coming (24GeV p^+)




Two more prototypes based on experience gained with CCPD-LF are planned:

- LF-CPIX – an improved version of CCPD-LF
- Fully monolithic design


Project's overview:

- Common design effort: CEA/IRFU, CPPM, University of Bonn
- Pixel size of $50\mu\text{m} \times 250\mu\text{m}$ (no subpixel encoding)
- Matrix composed out of few different pixel types (complying with CMOS Demonstrator guidelines):
 - Passive pixels
 - “Analog-only” pixels (diode + front-end)
 - “Analog-digital” pixels (diode + front-end + comparator)
- Main improvements over the first prototype
 - New CSA (faster rise time)
 - Reduction of comparator's threshold dispersion
 - Reduction of parasitic coupling to sensitive nets
 - Optimization of sensor and guardrings layout




Preliminary chip layout plan

- Aiming at ATLAS outer layers – moderate occupancy and radiation damage
- Combination of LF-CPIX sensor and analog FE with digital readout (column drain architecture, similar to FEI3)




Same as for CCPD-LF/LF-CPIX






- Main challenge is keeping low noise operation while distributing, storing and reading time and token information along the column

- Junction capacitance between charge collecting DNW and PWell of digital part O(100fF)
- Worst case scenario – PWell not isolated from DGND
 - $dV_{PW} = 1mV, C_{PW-DNW} = 100fF \rightarrow$
 $Q_{crosstalk} = 624e^-$




- Junction capacitance between charge collecting DNW and PWell of digital part $O(100\text{fF})$
- Worst case scenario – PWell not isolated from DGND
 - $dV_{PW} = 1\text{mV}, C_{PW-DNW} = 100\text{fF} \rightarrow Q_{crosstalk} = 624e^-$
- Low noise circuits (e.g. CS-CMOS) and very careful layout needed




- A prototype CCPD was designed in LFoundry 150nm HV CMOS process and manufactured on a HR wafer
- Chip was tested and measurement results are in agreement with simulation predictions
- Radiation tolerance and readout with FEI4 tests are starting now
- Based on gained experience two more prototypes are being designed now:
 - LF-CPIX – an improved, larger version of CCPD-LF to be submitted in October 2015
 - Fully monolithic design – still in early stage, submission planned for the end of this year or beginning of next year

Thank you



Backup




- ❑ Standard Hybrid Pixels:
 - Planar or 3D sensor, fully depleted
 - Mixed signal r/o chip


- ❑ Hybrid Pixels with “smart” diodes:
 - HR- or HV-CMOS as a sensor (8”)
 - Standard r/o chip
 - CCPD (HVCMOS) with FE-I4

- ❑ CMOS Active Sensor + Digital R/O chip
 - HR- or HV-CMOS sensor + CSA (+Discriminator)
 - Dedicated “digital only” FE chip


- ❑ Monolithic Active Pixel Sensor (MAPS)
 - usually on epi substrate
→ diffusion signal, not suited for HL-LHC
 - HR- material (charge collection by drift) → fully Depleted MAPS (DMAPS)



Hybrid detector




Depleted Monolithic Active Pixel Sensor



	Hybrid	Depleted Monolithic
charge collection time	fast (drift)	fast (drift)
cost	high	low
material	high	low
pixel size	medium	small
signal	high	high
possible readout complexity	high	low/medium


MAPS Pixel Capacitance

- Large fill factor MAPS total pixel capacitance $C_d = C_a + C_a' + C_p + C_{sw}$
 - Collecting node has a double junction
 - Capacitance to backplane $C_a \approx \epsilon_r \frac{A}{d}$
 - Area capacitance between deep n-well and p-well $C_a' \approx \epsilon_r \frac{A'}{d}$
 - Sidewall capacitance between deep n-well and p-well C_{sw}
 - Capacitance to neighbor pixels C_p




CCPD-LF matrix layout



Version A



Version B





- IV curves (Version A)
1.8V on collection well
negative high voltage on “Back bias”



Breakdown = -114V




- IV curves (Version B)

positive high voltage on collection well, “HV”
HV and electronics are coupled with C




High voltage was applied without breaking the capacitor

In-pixel comparator and output stage



Crosstalk between pixels


Version A



S. Godiot


- Measured on a submatrix of 3×3 pixels
- Pixel in the middle is injected ($1V \approx 12 ke^-$), $Th = 1V$, $BL = 0.75V$
- Crosstalk is very small and comparable between versions A and B

Version B




Threshold scan




Chip: CCPDLF B
Pix: [14,14]
preamp [14,14] ON
mon [14,14] ON
inj [14,14] ON
Global DACs: default
HV: 20V (19nA)
Injection: Agilent 33250A
Freq. 1kHz





Old (CCPD-LF)



New (LF-CPIX)




- Comparator's architecture remained the same, but re-scaling transistors allowed to significantly reduce threshold dispersion



CPM (S. Godiot, S. Kipfer, P. Pangaud)


❑ Standard CMOS SRAM

- Smallest area
- No control over slew rate



❑ Current steering CMOS (CS-CMOS)

- Nearly constant current consumption
- Lower noise due to slew rate control with mirror bias
- Each cell consumes constant current ($1\mu\text{A}$)
- Twice bigger area than standard CMOS



❑ CMOS SRAM with source follower

- SF drives bit line (big, common to all pixels), not the memory element itself
- Only two current mirrors ($\approx 20\mu\text{A}$) per column

